{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,20]],"date-time":"2025-07-20T03:54:28Z","timestamp":1752983668970,"version":"3.41.0"},"reference-count":51,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2019,3,31]],"date-time":"2019-03-31T00:00:00Z","timestamp":1553990400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1526687"],"award-info":[{"award-number":["CNS-1526687"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2019,3,31]]},"abstract":"<jats:p>Dynamic cache reconfiguration has been widely explored for energy optimization and performance improvement for single-core systems. Cache partitioning techniques are introduced for the shared cache in multicore systems to alleviate inter-core interference. While these techniques focus only on performance and energy, they ignore vulnerability due to soft errors. In this article, we present a static profiling based algorithm to enable vulnerability-aware energy-optimization for real-time multicore systems. Our approach can efficiently search the space of cache configurations and partitioning schemes for energy optimization while task deadlines and vulnerability constraints are satisfied. A machine learning technique has been employed to minimize the static profiling time without sacrificing the accuracy of results. Our experimental results demonstrate that our approach can achieve 19.2% average energy savings compared with the base configuration, while drastically reducing the vulnerability (49.3% on average) compared to state-of-the-art techniques. Furthermore, the machine learning technique enabled more than 10x speedup in static profiling time with a negligible prediction error of 3%.<\/jats:p>","DOI":"10.1145\/3309762","type":"journal-article","created":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T18:38:37Z","timestamp":1554403117000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Cache Reconfiguration Using Machine Learning for Vulnerability-aware Energy Optimization"],"prefix":"10.1145","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4203-5012","authenticated-orcid":false,"given":"Alif","family":"Ahmed","sequence":"first","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4726-1227","authenticated-orcid":false,"given":"Yuanwen","family":"Huang","sequence":"additional","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prabhat","family":"Mishra","sequence":"additional","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,4,2]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Statistics and Machine Learning Toolbox Matlab. 2017b. MathWorks Retrieved from https:\/\/www.mathworks.com\/products\/statistics.html.  Statistics and Machine Learning Toolbox Matlab. 2017b. MathWorks Retrieved from https:\/\/www.mathworks.com\/products\/statistics.html."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378653"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430581"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070014"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118507"},{"volume-title":"IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201916)","author":"Chakraborty Shounak","key":"e_1_2_1_7_1","unstructured":"Shounak Chakraborty and Hemangee K. Kapoor . 2016. Static energy reduction by performance linked dynamic cache resizing . In IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201916) . IEEE, 1--6. Shounak Chakraborty and Hemangee K. Kapoor. 2016. Static energy reduction by performance linked dynamic cache resizing. In IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC\u201916). IEEE, 1--6."},{"key":"e_1_2_1_8_1","volume-title":"A white paper on the benefits of chipkill-correct ECC for PC server main memory. IBM Microelectronics Division 11","author":"Dell Timothy J.","year":"1997","unstructured":"Timothy J. Dell . 1997. A white paper on the benefits of chipkill-correct ECC for PC server main memory. IBM Microelectronics Division 11 ( 1997 ). Timothy J. Dell. 1997. A white paper on the benefits of chipkill-correct ECC for PC server main memory. IBM Microelectronics Division 11 (1997)."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278537"},{"volume-title":"IEEE International Workshop on Workload Characterization (WWC-4\u201901)","author":"Guthaus Matthew R.","key":"e_1_2_1_10_1","unstructured":"Matthew R. Guthaus , Jeffrey S. Ringenberg , Dan Ernst , Todd M. Austin , Trevor Mudge , and Richard B. Brown . 2001. MiBench: A free, commercially representative embedded benchmark suite . In IEEE International Workshop on Workload Characterization (WWC-4\u201901) . IEEE, 3--14. Matthew R. Guthaus, Jeffrey S. Ringenberg, Dan Ernst, Todd M. Austin, Trevor Mudge, and Richard B. Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. In IEEE International Workshop on Workload Characterization (WWC-4\u201901). IEEE, 3--14."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2769681.2769707"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008580"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.109"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561911"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2012.01.003"},{"key":"e_1_2_1_17_1","article-title":"Vulnerability-aware energy optimization for reconfigurable caches in multitasking systems","author":"Huang Yuanwen","year":"2011","unstructured":"Yuanwen Huang and Prabhat Mishra . 2011 . Vulnerability-aware energy optimization for reconfigurable caches in multitasking systems . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. https:\/\/ieeexplore.ieee.org\/document\/8355959. Yuanwen Huang and Prabhat Mishra. 2011. Vulnerability-aware energy optimization for reconfigurable caches in multitasking systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. https:\/\/ieeexplore.ieee.org\/document\/8355959.","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. https:\/\/ieeexplore.ieee.org\/document\/8355959."},{"key":"e_1_2_1_18_1","volume-title":"17th International Symposium on Quality Electronic Design (ISQED\u201916)","author":"Huang Yuanwen","year":"2016","unstructured":"Yuanwen Huang and Prabhat Mishra . 2016 . Reliability and energy-aware cache reconfiguration for embedded systems . In 17th International Symposium on Quality Electronic Design (ISQED\u201916) . IEEE, 313--318. Yuanwen Huang and Prabhat Mishra. 2016. Reliability and energy-aware cache reconfiguration for embedded systems. In 17th International Symposium on Quality Electronic Design (ISQED\u201916). IEEE, 313--318."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.44"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038716"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2009.55"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744846"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/3199700.3199702"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278289"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2426179"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956570"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.44"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2190824"},{"key":"e_1_2_1_29_1","volume-title":"Neutrons from above. Actel","author":"Rates Soft Error","year":"2002","unstructured":"Soft Error Rates . 2002. Neutrons from above. Actel ( 2002 ). Soft Error Rates. 2002. Neutrons from above. Actel (2002)."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206851"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1698772.1698774"},{"volume-title":"International Conference on Computer Design (ICCD\u201906)","author":"Nathan","key":"e_1_2_1_32_1","unstructured":"Nathan N. Sadler and Daniel J. Sorin. 2007. Choosing an error protection scheme for a microprocessor\u2019s L1 data cache . In International Conference on Computer Design (ICCD\u201906) . IEEE, 499--505. Nathan N. Sadler and Daniel J. Sorin. 2007. Choosing an error protection scheme for a microprocessor\u2019s L1 data cache. In International Conference on Computer Design (ICCD\u201906). IEEE, 499--505."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/1370998.1371004"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859657"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.55"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389100"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2007116.2007127"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.17"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.66"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.22"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.22"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840863"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2010.10.006"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/2490099.2490110"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2011.1113"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2012.04.001"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2220336.2220340"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024935"},{"volume-title":"Dynamic Reconfiguration in Real-Time Systems","author":"Wang Weixun","key":"e_1_2_1_49_1","unstructured":"Weixun Wang , Prabhat Mishra , and Sanjay Ranka . 2012. Dynamic Reconfiguration in Real-Time Systems . Springer . Weixun Wang, Prabhat Mishra, and Sanjay Ranka. 2012. Dynamic Reconfiguration in Real-Time Systems. Springer."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1067915.1067921"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363747"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3309762","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3309762","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3309762","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:36Z","timestamp":1750204416000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3309762"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3,31]]},"references-count":51,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2019,3,31]]}},"alternative-id":["10.1145\/3309762"],"URL":"https:\/\/doi.org\/10.1145\/3309762","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2019,3,31]]},"assertion":[{"value":"2018-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-04-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}