{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T06:08:40Z","timestamp":1777097320222,"version":"3.51.4"},"reference-count":78,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2019,4,9]],"date-time":"2019-04-09T00:00:00Z","timestamp":1554768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2017YFB1001603"],"award-info":[{"award-number":["2017YFB1001603"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61672251, 61732010, 61628204"],"award-info":[{"award-number":["61672251, 61732010, 61628204"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2019,6,30]]},"abstract":"<jats:p>\n            Superpages have long been used to mitigate address translation overhead in large-memory systems. However, superpages often preclude lightweight page migration, which is crucial for performance and energy efficiency in hybrid memory systems composed of DRAM and non-volatile memory (NVM). In this article, we propose a novel memory management mechanism called\n            <jats:italic>Rainbow<\/jats:italic>\n            to bridge this fundamental conflict between superpages and lightweight page migration. Rainbow manages NVM at the superpage granularity, and uses DRAM to cache frequently accessed (hot) small pages within each superpage. Correspondingly, Rainbow utilizes split TLBs to support different page sizes. By introducing an efficient hot page identification mechanism and a novel NVM-to-DRAM address remapping mechanism, Rainbow supports lightweight page migration without splintering superpages. Experiment results show that Rainbow can significantly reduce applications\u2019 TLB misses by 99.9%, and improve application performance (in terms of IPC) by up to 2.9\u00d7 (45.3% on average) when compared to a state-of-the-art memory migration policy without a superpage support.\n          <\/jats:p>","DOI":"10.1145\/3310133","type":"journal-article","created":{"date-parts":[[2019,4,10]],"date-time":"2019-04-10T19:55:16Z","timestamp":1554926116000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["Supporting Superpages and Lightweight Page Migration in Hybrid Memory Systems"],"prefix":"10.1145","volume":"16","author":[{"given":"Xiaoyuan","family":"Wang","sequence":"first","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Haikun","family":"Liu","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Xiaofei","family":"Liao","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Ji","family":"Chen","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Hai","family":"Jin","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Yu","family":"Zhang","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Long","family":"Zheng","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology, Wuhan, China"}]},{"given":"Bingsheng","family":"He","sequence":"additional","affiliation":[{"name":"National University of Singapore, Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3455-2885","authenticated-orcid":false,"given":"Song","family":"Jiang","sequence":"additional","affiliation":[{"name":"University of Texas, Arlington, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,4,9]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Micron Corp. and Intel Corp. 2015. 3D XPoint. Retrieved from https:\/\/www.micron.com\/products\/advanced-solutions\/3d-xpoint-technology.  Micron Corp. and Intel Corp. 2015. 3D XPoint. Retrieved from https:\/\/www.micron.com\/products\/advanced-solutions\/3d-xpoint-technology."},{"key":"e_1_2_1_2_1","unstructured":"AMD Corp. 2011. AMD Family 10h and 12h Processors. Retrieved from http:\/\/support.amd.com\/TechDocs\/40546.pdf.  AMD Corp. 2011. AMD Family 10h and 12h Processors. Retrieved from http:\/\/support.amd.com\/TechDocs\/40546.pdf."},{"key":"e_1_2_1_3_1","unstructured":"HP Labs. 2001. CACTI 3.0. Retrieved from http:\/\/www.hpl.hp.com\/research\/cacti\/.  HP Labs. 2001. CACTI 3.0. Retrieved from http:\/\/www.hpl.hp.com\/research\/cacti\/."},{"key":"e_1_2_1_4_1","unstructured":"David A. Bader Jonathan Berry Simon Kahan Richard Murphy E. Jason Riedy Jeremiah Willcock Anton Korzh and Marcin Zalewski. 2010. Graph500. Retrieved from http:\/\/graph500.org\/.  David A. Bader Jonathan Berry Simon Kahan Richard Murphy E. Jason Riedy Jeremiah Willcock Anton Korzh and Marcin Zalewski. 2010. Graph500. Retrieved from http:\/\/graph500.org\/."},{"key":"e_1_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Piotr Luszczek David Bailey Jack Dongarra Jeremy Kepner Robert Lucas Rolf Rabenseifner and Daisuke Takahashi. 2006. The HPC Challenge (HPCC) Benchmark Suite. Retrieved from http:\/\/icl.cs.utk.edu\/hpcc\/.  Piotr Luszczek David Bailey Jack Dongarra Jeremy Kepner Robert Lucas Rolf Rabenseifner and Daisuke Takahashi. 2006. The HPC Challenge (HPCC) Benchmark Suite. Retrieved from http:\/\/icl.cs.utk.edu\/hpcc\/.","DOI":"10.1145\/1188455.1188677"},{"key":"e_1_2_1_6_1","unstructured":"Mel Gorman. 2010. Huge Pages Part 2 (Interfaces). Retrieved from https:\/\/lwn.net\/Articles\/375096\/.  Mel Gorman. 2010. Huge Pages Part 2 (Interfaces). Retrieved from https:\/\/lwn.net\/Articles\/375096\/."},{"key":"e_1_2_1_7_1","unstructured":"Intel Corp. 2015. Intel Skylake. Retrieved from http:\/\/www.7-cpu.com\/cpu\/Skylake.html.  Intel Corp. 2015. Intel Skylake. Retrieved from http:\/\/www.7-cpu.com\/cpu\/Skylake.html."},{"key":"e_1_2_1_8_1","unstructured":"Jack Dongarra Jim Bunch Cleve Moler and Pete Stewart. 1984. Linpack. Retrieved from http:\/\/www.netlib.org\/benchmark\/.  Jack Dongarra Jim Bunch Cleve Moler and Pete Stewart. 1984. Linpack. Retrieved from http:\/\/www.netlib.org\/benchmark\/."},{"key":"e_1_2_1_9_1","unstructured":"D. Bailey E. Barszcz J. Barton D. Browning R. Carter L. Dagum R. Fatoohi S. Fineberg P. Frederickson T. Lasinski R. Schreiber H. Simon V. Venkatakrishnan and S. Weeratunga. 1994. The NAS Parallel Benchmarks. Retrieved from https:\/\/www.nas.nasa.gov\/publications\/npb.html.  D. Bailey E. Barszcz J. Barton D. Browning R. Carter L. Dagum R. Fatoohi S. Fineberg P. Frederickson T. Lasinski R. Schreiber H. Simon V. Venkatakrishnan and S. Weeratunga. 1994. The NAS Parallel Benchmarks. Retrieved from https:\/\/www.nas.nasa.gov\/publications\/npb.html."},{"key":"e_1_2_1_10_1","unstructured":"Christian Bienia. 2011. Benchmarking Modern Multiprocessors. Retrieved from http:\/\/parsec.cs.princeton.edu\/index.htm.  Christian Bienia. 2011. Benchmarking Modern Multiprocessors. Retrieved from http:\/\/parsec.cs.princeton.edu\/index.htm."},{"key":"e_1_2_1_11_1","unstructured":"Julian Shun Guy Blelloch Jeremy Fineman Phillip Gibbons Aapo Kyrola Kanat Tangwonsan and Harsha Vardhan Simhadri. 2012. Problem Based Benchmark Suite. Retrieved from http:\/\/www.cs.cmu.edu\/&sim;pbbs\/.  Julian Shun Guy Blelloch Jeremy Fineman Phillip Gibbons Aapo Kyrola Kanat Tangwonsan and Harsha Vardhan Simhadri. 2012. Problem Based Benchmark Suite. Retrieved from http:\/\/www.cs.cmu.edu\/&sim;pbbs\/."},{"key":"e_1_2_1_12_1","unstructured":"Salvatore Sanfilippo. 2015. Redis. Retrieved from https:\/\/redis.io\/.  Salvatore Sanfilippo. 2015. Redis. Retrieved from https:\/\/redis.io\/."},{"key":"e_1_2_1_13_1","volume-title":"SPEC CPU2006","author":"Standard Performance Evaluation Corporation","year":"2006"},{"key":"e_1_2_1_14_1","unstructured":"WhiteDB team. 2013. WhiteDB. Retrieved from http:\/\/whitedb.org\/.  WhiteDB team. 2013. WhiteDB. Retrieved from http:\/\/whitedb.org\/."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037706"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337214"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2401022"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080209"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000101"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346286"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014896"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736060"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/68182.68193"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753318"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037704"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901327"},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the 21st IEEE International Symposium on High Performance Computer Architecture (HPCA\u201915)","author":"Du Y."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.Companion.2012.99"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.37"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375634.1375641"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2731186.2731187"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173194"},{"key":"e_1_2_1_39_1","volume-title":"Proceedings of the 16th International Symposium on High-Performance Computer Architecture (HPCA\u201910)","author":"Jiang X."},{"key":"e_1_2_1_40_1","volume-title":"Article 1061 (May","author":"Jing Li","year":"2011"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916)","author":"Karakostas V."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00012"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173198"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/3026877.3026931"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.98"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079079.3079089"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/844128.844138"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173203"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056034"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00026"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080217"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024738"},{"key":"e_1_2_1_56_1","volume-title":"Proceedings of the 20th IEEE International Symposium on High Performance Computer Architecture (HPCA\u201914)","author":"Pham B."},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830773"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541942"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"e_1_2_1_61_1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201914)","author":"Power Jason"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224419"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2972024"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.21"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00025"},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.26"},{"key":"e_1_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279388"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140406"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.10"},{"key":"e_1_2_1_75_1","volume-title":"Article 102401 (Feb.","author":"Xiaole Cui","year":"2016"},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080211"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901456"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810109"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3310133","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3310133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T02:13:15Z","timestamp":1750212795000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3310133"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,9]]},"references-count":78,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2019,6,30]]}},"alternative-id":["10.1145\/3310133"],"URL":"https:\/\/doi.org\/10.1145\/3310133","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4,9]]},"assertion":[{"value":"2018-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-04-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}