{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:10:05Z","timestamp":1750205405097,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T00:00:00Z","timestamp":1556582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,4,30]]},"DOI":"10.1145\/3310273.3323401","type":"proceedings-article","created":{"date-parts":[[2019,5,8]],"date-time":"2019-05-08T14:11:36Z","timestamp":1557324696000},"page":"386-391","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A secure and authenticated host-to-memory communication interface"],"prefix":"10.1145","author":[{"given":"Niccol\u00f2","family":"Izzo","sequence":"first","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Barenghi","sequence":"additional","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Breveglieri","sequence":"additional","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerardo","family":"Pelosi","sequence":"additional","affiliation":[{"name":"Politecnico di Milano"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Amato","sequence":"additional","affiliation":[{"name":"Micron Technology Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,4,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080230"},{"key":"e_1_3_2_1_2_1","unstructured":"Daniel J. Bernstein. 2018. CAESAR submission. https:\/\/competitions.cr.yp.to\/caesar-submissions.html  Daniel J. Bernstein. 2018. CAESAR submission. https:\/\/competitions.cr.yp.to\/caesar-submissions.html"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_4_1","volume-title":"Modulus fault attacks against RSA-CRT signatures. J. Cryptographic Engineering 1. 3","author":"Brier Eric","year":"2011","unstructured":"Eric Brier , David Naccache , Phong Q. Nguyen , and Mehdi Tibouchi . 2011. Modulus fault attacks against RSA-CRT signatures. J. Cryptographic Engineering 1. 3 ( 2011 ), 243--253. Eric Brier, David Naccache, Phong Q. Nguyen, and Mehdi Tibouchi. 2011. Modulus fault attacks against RSA-CRT signatures. J. Cryptographic Engineering 1. 3 (2011), 243--253."},{"key":"e_1_3_2_1_5_1","unstructured":"Cadence. 2018. Simplify DDR-PHY. http:\/\/www.ddr-phy.org\/  Cadence. 2018. Simplify DDR-PHY. http:\/\/www.ddr-phy.org\/"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000086"},{"key":"e_1_3_2_1_7_1","volume-title":"Attacks on Encrypted Memory and Constructions for Memory Protection. In 2016 Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC","author":"Gueron Shay","year":"2016","unstructured":"Shay Gueron . 2016 . Attacks on Encrypted Memory and Constructions for Memory Protection. In 2016 Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2016. IEEE Computer Society, Santa Barbara, CA, USA, 1--3. Shay Gueron. 2016. Attacks on Encrypted Memory and Constructions for Memory Protection. In 2016 Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2016. IEEE Computer Society, Santa Barbara, CA, USA, 1--3."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1506409.1506429"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.40"},{"key":"e_1_3_2_1_10_1","unstructured":"Matthew Hicks. 2018. MiBench ported for IoT devices. https:\/\/github.com\/impedimentToProgress\/MiBench2  Matthew Hicks. 2018. MiBench ported for IoT devices. https:\/\/github.com\/impedimentToProgress\/MiBench2"},{"key":"e_1_3_2_1_11_1","unstructured":"JEDEC Solid State Technology Association. 2017. ADDENDUM No. 1 to JESD2094 LOW POWER DOUBLE DATA RATE 4X (LPDDR4X). https:\/\/www.jedec.org\/standards-documents\/docs\/jesd209-4b  JEDEC Solid State Technology Association. 2017. ADDENDUM No. 1 to JESD2094 LOW POWER DOUBLE DATA RATE 4X (LPDDR4X). https:\/\/www.jedec.org\/standards-documents\/docs\/jesd209-4b"},{"key":"e_1_3_2_1_12_1","unstructured":"JEDEC Solid State Technology Association. 2017. JEDEC Updates Standards for Low Power Memory Devices. https:\/\/www.jedec.org\/news\/pressreleases\/jedec-updates-standards-low-power-memory-devices-0  JEDEC Solid State Technology Association. 2017. JEDEC Updates Standards for Low Power Memory Devices. https:\/\/www.jedec.org\/news\/pressreleases\/jedec-updates-standards-low-power-memory-devices-0"},{"key":"e_1_3_2_1_13_1","unstructured":"JEDEC Solid State Technology Association. 2017. LOW POWER DOUBLE DATA RATE 4 (LPDDR4). https:\/\/www.jedec.org\/standards-documents\/docs\/je09-4b  JEDEC Solid State Technology Association. 2017. LOW POWER DOUBLE DATA RATE 4 (LPDDR4). https:\/\/www.jedec.org\/standards-documents\/docs\/je09-4b"},{"key":"e_1_3_2_1_14_1","unstructured":"Nolen Johnson. 2018. Qualcomm's Chain of Trust. https:\/\/lineageos.org\/engineering\/Qualcomm-Firmware\/  Nolen Johnson. 2018. Qualcomm's Chain of Trust. https:\/\/lineageos.org\/engineering\/Qualcomm-Firmware\/"},{"key":"e_1_3_2_1_15_1","first-page":"1261","article-title":"A Comprehensive Performance Analysis of Hardware Implementations of CAESAR Candidates","volume":"2017","author":"Kumar Sachin","year":"2017","unstructured":"Sachin Kumar , Jawad Haj-Yihia , Mustafa Khairallah , and Anupam Chattopadhyay . 2017 . A Comprehensive Performance Analysis of Hardware Implementations of CAESAR Candidates . IACR Cryptology ePrint Archive 2017 (2017), 1261 . http:\/\/eprint.iacr.org\/2017\/1261 Sachin Kumar, Jawad Haj-Yihia, Mustafa Khairallah, and Anupam Chattopadhyay. 2017. A Comprehensive Performance Analysis of Hardware Implementations of CAESAR Candidates. IACR Cryptology ePrint Archive 2017 (2017), 1261. http:\/\/eprint.iacr.org\/2017\/1261","journal-title":"IACR Cryptology ePrint Archive"},{"key":"e_1_3_2_1_16_1","unstructured":"Micron. 2018. Breakthrough Nonvolatile Memory Technology. https:\/\/www.micron.com\/products\/advanced-solutions\/3d-xpoint-technology  Micron. 2018. Breakthrough Nonvolatile Memory Technology. https:\/\/www.micron.com\/products\/advanced-solutions\/3d-xpoint-technology"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062205"},{"volume-title":"Phase Change Memory: Device Physics, Reliability and Applications","author":"Redaelli A.","key":"e_1_3_2_1_20_1","unstructured":"A. Redaelli . 2017. Phase Change Memory: Device Physics, Reliability and Applications . Springer International Publishing , Vimercate, Italy . https:\/\/books.google.it\/books?id=VII_DwAAQBAJ A. Redaelli. 2017. Phase Change Memory: Device Physics, Reliability and Applications. Springer International Publishing, Vimercate, Italy. https:\/\/books.google.it\/books?id=VII_DwAAQBAJ"},{"key":"e_1_3_2_1_21_1","unstructured":"STMicroelectronics. 2018. STMicroelectronics Now Sampling Embedded PCM for Automotive Microcontrollers. https:\/\/www.st.com\/content\/st_com\/en\/about\/media-center\/press-item.html\/t4119.html  STMicroelectronics. 2018. STMicroelectronics Now Sampling Embedded PCM for Automotive Microcontrollers. https:\/\/www.st.com\/content\/st_com\/en\/about\/media-center\/press-item.html\/t4119.html"},{"key":"e_1_3_2_1_22_1","unstructured":"Keysight Technologies. 2018. Keysight W6600A Series LPDDR4 BGA Interposers. https:\/\/literature.edn.keysight.com\/litweb\/pdf\/5992-1461EN.pdf?id=2723952  Keysight Technologies. 2018. Keysight W6600A Series LPDDR4 BGA Interposers. https:\/\/literature.edn.keysight.com\/litweb\/pdf\/5992-1461EN.pdf?id=2723952"},{"key":"e_1_3_2_1_23_1","unstructured":"Hongjun Wu. 2016. ACORN A Lightweight Authenticated Cipher (v3). https:\/\/competitions.cr.yp.to\/round3\/acornv3.pdf  Hongjun Wu. 2016. ACORN A Lightweight Authenticated Cipher (v3). https:\/\/competitions.cr.yp.to\/round3\/acornv3.pdf"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694387"}],"event":{"name":"CF '19: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Alghero Italy","acronym":"CF '19"},"container-title":["Proceedings of the 16th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3310273.3323401","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3310273.3323401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:36Z","timestamp":1750204416000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3310273.3323401"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,30]]},"references-count":24,"alternative-id":["10.1145\/3310273.3323401","10.1145\/3310273"],"URL":"https:\/\/doi.org\/10.1145\/3310273.3323401","relation":{},"subject":[],"published":{"date-parts":[[2019,4,30]]},"assertion":[{"value":"2019-04-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}