{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:03:40Z","timestamp":1780445020489,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T00:00:00Z","timestamp":1556582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100011199","name":"European Research Council","doi-asserted-by":"publisher","award":["695022"],"award-info":[{"award-number":["695022"]}],"id":[{"id":"10.13039\/100011199","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["NS-1563829"],"award-info":[{"award-number":["NS-1563829"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,4,30]]},"DOI":"10.1145\/3310273.3323419","type":"proceedings-article","created":{"date-parts":[[2019,5,8]],"date-time":"2019-05-08T14:11:36Z","timestamp":1557324696000},"page":"392-397","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["Highway to HAL"],"prefix":"10.1145","author":[{"given":"Sebastian","family":"Wallat","sequence":"first","affiliation":[{"name":"Ruhr-Universit\u00e4t Bochum, Bochum, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nils","family":"Albartus","sequence":"additional","affiliation":[{"name":"Ruhr-Universit\u00e4t Bochum, Bochum, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steffen","family":"Becker","sequence":"additional","affiliation":[{"name":"Ruhr-Universit\u00e4t Bochum, Bochum, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Max","family":"Hoffmann","sequence":"additional","affiliation":[{"name":"Ruhr-Universit\u00e4t Bochum, Bochum, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maik","family":"Ender","sequence":"additional","affiliation":[{"name":"Ruhr-Universit\u00e4t Bochum, Bochum, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marc","family":"Fyrbiak","sequence":"additional","affiliation":[{"name":"Ruhr-Universit\u00e4t Bochum, Bochum, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Adrian","family":"Drees","sequence":"additional","affiliation":[{"name":"Ruhr-Universit\u00e4t Bochum, Bochum, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sebastian","family":"Maa\u00dfen","sequence":"additional","affiliation":[{"name":"Ruhr-Universit\u00e4t Bochum, Bochum, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christof","family":"Paar","sequence":"additional","affiliation":[{"name":"Ruhr-Universit\u00e4t Bochum, Bochum, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,4,30]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Active Hardware Metering for Intellectual Property Protection and Security. In USENIX Security Symposium.","unstructured":"Yousra Alkabani et al. 2007 . Active Hardware Metering for Intellectual Property Protection and Security. In USENIX Security Symposium. Yousra Alkabani et al. 2007. Active Hardware Metering for Intellectual Property Protection and Security. In USENIX Security Symposium."},{"key":"e_1_3_2_1_2_1","volume-title":"BIL: A Tool-Chain for Bitstream Reverse-Engineering","author":"Benz F.","year":"2012","unstructured":"F. Benz 2012 . BIL: A Tool-Chain for Bitstream Reverse-Engineering . In IEEE FPL. 735--738. F. Benz et al. 2012. BIL: A Tool-Chain for Bitstream Reverse-Engineering. In IEEE FPL. 735--738."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.12.003"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2697960"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288742"},{"key":"e_1_3_2_1_8_1","volume-title":"Hardware Reverse Engineering: Overview and Open Challenges. In 2017 IEEE 2nd International Verification and Security Workshop (IVSW).","author":"Fyrbiak M.","year":"2017","unstructured":"M. Fyrbiak 2017 . Hardware Reverse Engineering: Overview and Open Challenges. In 2017 IEEE 2nd International Verification and Security Workshop (IVSW). M. Fyrbiak et al. 2017. Hardware Reverse Engineering: Overview and Open Challenges. In 2017 IEEE 2nd International Verification and Security Workshop (IVSW)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Marc Fyrbiak etal 2018. HAL-The Missing Piece of the Puzzle for Hardware Reverse Engineering Trojan Detection and Insertion. IEEE Transactions on Dependable and Secure Computing (2018).  Marc Fyrbiak et al. 2018. HAL-The Missing Piece of the Puzzle for Hardware Reverse Engineering Trojan Detection and Insertion. IEEE Transactions on Dependable and Secure Computing (2018).","DOI":"10.1109\/TDSC.2018.2812183"},{"key":"e_1_3_2_1_10_1","first-page":"3","article-title":"On the Difficulty of FSM-based Hardware Obfuscation","volume":"2018","year":"2018","unstructured":"Marc Fyrbiak 2018 . On the Difficulty of FSM-based Hardware Obfuscation . IACR Transactions on Cryptographic Hardware and Embedded Systems 2018 , 3 (Aug. 2018), 293--330. Marc Fyrbiak et al. 2018. On the Difficulty of FSM-based Hardware Obfuscation. IACR Transactions on Cryptographic Hardware and Embedded Systems 2018, 3 (Aug. 2018), 293--330.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_2_1_11_1","volume-title":"CCS","year":"2011","unstructured":"Steve Guccione et al. 2011. JBits: Java based interface for recon-figurable computing . In CCS 2011 . ACM. Steve Guccione et al. 2011. JBits: Java based interface for recon-figurable computing. In CCS 2011. ACM."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288738"},{"key":"e_1_3_2_1_13_1","volume-title":"Gate-Level Netlist Reverse Engineering Tool Set for Functionality Recovery and Malicious Logic Detection. International Symposium for Testing and Failure Analysis (ISTFA)","author":"Meade T.","year":"2016","unstructured":"T. Meade 2016 . Gate-Level Netlist Reverse Engineering Tool Set for Functionality Recovery and Malicious Logic Detection. International Symposium for Testing and Failure Analysis (ISTFA) (2016). T. Meade et al. 2016. Gate-Level Netlist Reverse Engineering Tool Set for Functionality Recovery and Malicious Logic Detection. International Symposium for Testing and Failure Analysis (ISTFA) (2016)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046722"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27954-6_1"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435282"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Amir Moradi etal 2016. Improved Side-Channel Analysis Attacks on Xilinx Bitstream Encryption of 5 6 and 7 Series. In Constructive Side-Channel Analysis and Secure Design. Springer International Publishing Cham 71--87.  Amir Moradi et al. 2016. Improved Side-Channel Analysis Attacks on Xilinx Bitstream Encryption of 5 6 and 7 Series. In Constructive Side-Channel Analysis and Secure Design. Springer International Publishing Cham 71--87.","DOI":"10.1007\/978-3-319-43283-0_5"},{"key":"e_1_3_2_1_18_1","unstructured":"Jean-Francois Nguyen. 2016. Analysing the Bitstream of Altera's MAX-V CPLDs. https:\/\/lse.epita.fr\/lse-summer-week-2016\/slides\/lse-summer-week-2016-07-maxv_cpld.pdf  Jean-Francois Nguyen. 2016. Analysing the Bitstream of Altera's MAX-V CPLDs. https:\/\/lse.epita.fr\/lse-summer-week-2016\/slides\/lse-summer-week-2016-07-maxv_cpld.pdf"},{"key":"e_1_3_2_1_19_1","unstructured":"Jean-Baptiste Note. 2008. debit. https:\/\/github.com\/djn3m0\/debit\/tree\/master\/altera  Jean-Baptiste Note. 2008. debit. https:\/\/github.com\/djn3m0\/debit\/tree\/master\/altera"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344729"},{"key":"e_1_3_2_1_21_1","volume-title":"BITMAN: A Tool and API for FPGA Bitstream Manipulations. In DATE. 894--897.","year":"2017","unstructured":"Khoa Dang Pham 2017 . BITMAN: A Tool and API for FPGA Bitstream Manipulations. In DATE. 894--897. Khoa Dang Pham et al. 2017. BITMAN: A Tool and API for FPGA Bitstream Manipulations. In DATE. 894--897."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2755563"},{"key":"e_1_3_2_1_23_1","volume-title":"ICECE Technology, 2008. FPT 2008. International Conference on. 209--216","unstructured":"Moritz Schmid et al. 2008. Netlist-Level IP Protection by Watermarking for LUT-based FPGAs . In ICECE Technology, 2008. FPT 2008. International Conference on. 209--216 . Moritz Schmid et al. 2008. Netlist-Level IP Protection by Watermarking for LUT-based FPGAs. In ICECE Technology, 2008. FPT 2008. International Conference on. 209--216."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629462"},{"key":"e_1_3_2_1_25_1","unstructured":"SymbiFlow. 2017. Project X-Ray. https:\/\/github.com\/SymbiFlow\/prjxray  SymbiFlow. 2017. Project X-Ray. https:\/\/github.com\/SymbiFlow\/prjxray"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/SWAT.1971.10"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"e_1_3_2_1_28_1","volume-title":"2017 IEEE 2nd International Verification and Security Workshop (IVSW).","unstructured":"Sebastian Wallat et al. 2017. A Look at the Dark Side of Hardware Reverse Engineering - A Case Study . In 2017 IEEE 2nd International Verification and Security Workshop (IVSW). Sebastian Wallat et al. 2017. A Look at the Dark Side of Hardware Reverse Engineering - A Case Study. In 2017 IEEE 2nd International Verification and Security Workshop (IVSW)."},{"key":"e_1_3_2_1_29_1","volume-title":"Neil and others","year":"2010","unstructured":"Weste , Neil and others . 2010 . CMOS VLSI Design: A Circuits and Systems Perspective (4th ed.). Addison-Wesley Publishing Company , USA. Weste, Neil and others. 2010. CMOS VLSI Design: A Circuits and Systems Perspective (4th ed.). Addison-Wesley Publishing Company, USA."},{"key":"e_1_3_2_1_30_1","volume-title":"Teaching Hardware Reverse Engineering: Educational Guidelines and Practical Insights. IEEE International Conference on Teaching, Assessment, and Learning for Engineering (TALE)","year":"2018","unstructured":"Carina Wiesen et al. 2018 . Teaching Hardware Reverse Engineering: Educational Guidelines and Practical Insights. IEEE International Conference on Teaching, Assessment, and Learning for Engineering (TALE) ( 2018 ). Carina Wiesen et al. 2018. Teaching Hardware Reverse Engineering: Educational Guidelines and Practical Insights. IEEE International Conference on Teaching, Assessment, and Learning for Engineering (TALE) (2018)."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288741"},{"key":"e_1_3_2_1_32_1","first-page":"1","article-title":"Identifying FPGA IP-Cores Based on Lookup Table Content Analysis","volume":"2006","author":"Ziener D.","year":"2006","unstructured":"D. Ziener 2006 . Identifying FPGA IP-Cores Based on Lookup Table Content Analysis . In Field Programmable Logic and Applications , 2006. 1 -- 6 . D. Ziener et al. 2006. Identifying FPGA IP-Cores Based on Lookup Table Content Analysis. In Field Programmable Logic and Applications, 2006. 1--6.","journal-title":"Field Programmable Logic and Applications"}],"event":{"name":"CF '19: Computing Frontiers Conference","location":"Alghero Italy","acronym":"CF '19","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 16th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3310273.3323419","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3310273.3323419","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3310273.3323419","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:36Z","timestamp":1750204416000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3310273.3323419"}},"subtitle":["open-sourcing the first extendable gate-level netlist reverse engineering framework"],"short-title":[],"issued":{"date-parts":[[2019,4,30]]},"references-count":32,"alternative-id":["10.1145\/3310273.3323419","10.1145\/3310273"],"URL":"https:\/\/doi.org\/10.1145\/3310273.3323419","relation":{},"subject":[],"published":{"date-parts":[[2019,4,30]]},"assertion":[{"value":"2019-04-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}