{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:20:01Z","timestamp":1755998401697,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T00:00:00Z","timestamp":1556582400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100007601","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["732105"],"award-info":[{"award-number":["732105"]}],"id":[{"id":"10.13039\/501100007601","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,4,30]]},"DOI":"10.1145\/3310273.3323436","type":"proceedings-article","created":{"date-parts":[[2019,5,8]],"date-time":"2019-05-08T14:11:36Z","timestamp":1557324696000},"page":"320-325","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["CERBERO: Cross-layer modEl-based fRamework for multi-oBjective dEsign of reconfigurable systems in unceRtain hybRid envirOnments"],"prefix":"10.1145","author":[{"given":"Francesca","family":"Palumbo","sequence":"first","affiliation":[{"name":"Universit\u00e0 degli Studi di Sassari"}]},{"given":"Tiziana","family":"Fanni","sequence":"additional","affiliation":[{"name":"Universit\u00e0 degli Studi di Cagliari"}]},{"given":"Carlo","family":"Sau","sequence":"additional","affiliation":[{"name":"Universit\u00e0 degli Studi di Cagliari"}]},{"given":"Luca","family":"Pulina","sequence":"additional","affiliation":[{"name":"Universit\u00e0 degli Studi di Sassari"}]},{"given":"Luigi","family":"Raffo","sequence":"additional","affiliation":[{"name":"Universit\u00e0 degli Studi di Cagliari"}]},{"given":"Michael","family":"Masin","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Evgeny","family":"Shindin","sequence":"additional","affiliation":[{"name":"IBM Research"}]},{"given":"Pablo Sanchez","family":"de Rojas","sequence":"additional","affiliation":[{"name":"Thales Alenia Space Espa\u00f1a"}]},{"given":"Karol","family":"Desnos","sequence":"additional","affiliation":[{"name":"UMR CNRS Rennes"}]},{"given":"Maxime","family":"Pelcat","sequence":"additional","affiliation":[{"name":"UMR CNRS Rennes"}]},{"given":"Alfonso","family":"Rodr\u00edguez","sequence":"additional","affiliation":[{"name":"Universidad Polit\u00e9cnica de Madrid"}]},{"given":"Eduardo","family":"Ju\u00e1rez","sequence":"additional","affiliation":[{"name":"Universidad Polit\u00e9cnica de Madrid"}]},{"given":"Francesco","family":"Regazzoni","sequence":"additional","affiliation":[{"name":"Universit\u00e0 della, Svizzera Italiana"}]},{"given":"Giuseppe","family":"Meloni","sequence":"additional","affiliation":[{"name":"Abinsula Srl"}]},{"given":"Katiuscia","family":"Zedda","sequence":"additional","affiliation":[{"name":"Abinsula Srl"}]},{"given":"Hans","family":"Myrhaug","sequence":"additional","affiliation":[{"name":"AmbieSense"}]},{"given":"Leszek","family":"Kaliciak","sequence":"additional","affiliation":[{"name":"AmbieSense"}]},{"given":"Joost","family":"Andriaanse","sequence":"additional","affiliation":[{"name":"Nederlandse Organisatie Voor Toegepast Natuurwetenschappelijk, Ondersoek"}]},{"given":"Julio","family":"de Olivieria Filho","sequence":"additional","affiliation":[{"name":"Nederlandse Organisatie Voor Toegepast Natuurwetenschappelijk, Ondersoek"}]},{"given":"Pablo","family":"Mu\u00f1oz","sequence":"additional","affiliation":[{"name":"Science &amp; Technology"}]},{"given":"Antonella","family":"Toffetti","sequence":"additional","affiliation":[{"name":"Centro Ricerche FIAT"}]}],"member":"320","published-online":{"date-parts":[[2019,4,30]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Performance API. 2019. http:\/\/icl.utk.edu\/papi\/  Performance API. 2019. http:\/\/icl.utk.edu\/papi\/"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1504\/IJAOSE.2017.087656"},{"key":"e_1_3_2_1_3_1","unstructured":"CERBERO Deliverable D6.10. 2018. Smart Travelling Demonstrator. https:\/\/www.cerbero-h2020.eu\/wp-content\/uploads\/2018\/12\/D6.10.pdf  CERBERO Deliverable D6.10. 2018. Smart Travelling Demonstrator. https:\/\/www.cerbero-h2020.eu\/wp-content\/uploads\/2018\/12\/D6.10.pdf"},{"key":"e_1_3_2_1_4_1","unstructured":"CERBERO Deliverable D6.8. 2018. Planetary Exploration Demonstrator. https:\/\/www.cerbero-h2020.eu\/wp-content\/uploads\/2018\/12\/D6.8.pdf  CERBERO Deliverable D6.8. 2018. Planetary Exploration Demonstrator. https:\/\/www.cerbero-h2020.eu\/wp-content\/uploads\/2018\/12\/D6.8.pdf"},{"key":"e_1_3_2_1_5_1","unstructured":"CERBERO Deliverable D6.9. 2018. Ocean Monitoring Demonstrator. https:\/\/www.cerbero-h2020.eu\/wp-content\/uploads\/2018\/12\/D6.9.pdf  CERBERO Deliverable D6.9. 2018. Ocean Monitoring Demonstrator. https:\/\/www.cerbero-h2020.eu\/wp-content\/uploads\/2018\/12\/D6.9.pdf"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30554-5_9"},{"key":"e_1_3_2_1_7_1","volume-title":"Multi-Grain Reconfiguration for Advanced Adaptivity in Cyber-Physical Systems. In International Conference on ReConFigurable Computing and FPGAs (ReConFig).","author":"Fanni T.","year":"2018","unstructured":"T. Fanni 2018 . Multi-Grain Reconfiguration for Advanced Adaptivity in Cyber-Physical Systems. In International Conference on ReConFigurable Computing and FPGAs (ReConFig). T. Fanni et al. 2018. Multi-Grain Reconfiguration for Advanced Adaptivity in Cyber-Physical Systems. In International Conference on ReConFigurable Computing and FPGAs (ReConFig)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370535"},{"key":"e_1_3_2_1_9_1","volume-title":"SPIDER: A synchronous parameterized and interfaced dataflow-based RTOS for multicore DSPs. In EDERC.","author":"Heulot J","year":"2014","unstructured":"J Heulot 2014 . SPIDER: A synchronous parameterized and interfaced dataflow-based RTOS for multicore DSPs. In EDERC. J Heulot et al. 2014. SPIDER: A synchronous parameterized and interfaced dataflow-based RTOS for multicore DSPs. In EDERC."},{"key":"e_1_3_2_1_10_1","volume-title":"Proc. of the Future Techn. Conf. (FTC","volume":"2","author":"Kaliciak L.","year":"2018","unstructured":"L. Kaliciak 2018 . Searching of Self-similar Spaces . In Proc. of the Future Techn. Conf. (FTC 2018), Vol. 2 . Springer, 1106--1124. L. Kaliciak et al. 2018. Searching of Self-similar Spaces. In Proc. of the Future Techn. Conf. (FTC 2018), Vol. 2. Springer, 1106--1124."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2012.6322888"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2013.07.033"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3203217.3209886"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/3130379.3130559"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-77935-5_26"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"F.\n      Palumbo\n  2017\n  . Challenging CPS Trade-Off Adaptivity with Coarse-Grained Reconfiguration. In Applications in Electronics Pervading Industry Environment and Society Lecture Notes in Electrical Engineering\n   (2017-09-21) Vol. \n  512\n  . \n  Springer 57--63.  F. Palumbo et al. 2017. Challenging CPS Trade-Off Adaptivity with Coarse-Grained Reconfiguration. In Applications in Electronics Pervading Industry Environment and Society Lecture Notes in Electrical Engineering (2017-09-21) Vol. 512. Springer 57--63.","DOI":"10.1007\/978-3-319-93082-4_8"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-016-1106-9"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/357775.357778"},{"key":"e_1_3_2_1_19_1","volume-title":"Preesm: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming. In EDERC.","author":"Pelcat M.","year":"2014","unstructured":"M. Pelcat 2014 . Preesm: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming. In EDERC. M. Pelcat et al. 2014. Preesm: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming. In EDERC."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"A. Rodr\u00edguez etal 2018. FPGA-Based High-Performance Embedded Systems for Adaptive Edge Computing in Cyber-Physical Systems: The ARTICo<sup>3<\/sup> Framework. Sensors 18 6 (2018).  A. Rodr\u00edguez et al. 2018. FPGA-Based High-Performance Embedded Systems for Adaptive Edge Computing in Cyber-Physical Systems: The ARTICo<sup>3<\/sup> Framework. Sensors 18 6 (2018).","DOI":"10.3390\/s18061877"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393351"},{"key":"e_1_3_2_1_22_1","unstructured":"AV Simulation. 2019. https:\/\/www.avsimulation.fr\/solutions\/  AV Simulation. 2019. https:\/\/www.avsimulation.fr\/solutions\/"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/SASO.2014.37"},{"key":"e_1_3_2_1_24_1","unstructured":"Xilinx 2017. Vivado Design Suite User Guide - Partial Reconfiguration UG909 (v2017.1). Xilinx.  Xilinx 2017. Vivado Design Suite User Guide - Partial Reconfiguration UG909 (v2017.1) . Xilinx."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"A. Zadorojniy etal 2012. Algorithms for Finding Maximum Diversity of Design Variables in Multi-Objective Optimization. In CSER.  A. Zadorojniy et al. 2012. Algorithms for Finding Maximum Diversity of Design Variables in Multi-Objective Optimization. In CSER .","DOI":"10.1016\/j.procs.2012.01.035"},{"key":"e_1_3_2_1_26_1","volume-title":"IMPRESS: Automated Tool for the Implementation of Highly Flexible Partial Reconfigurable Systems with Xilinx Vivado. In International Conference on ReConFigurable Computing and FPGAs (ReConFig).","author":"Zamacola R.","year":"2018","unstructured":"R. Zamacola 2018 . IMPRESS: Automated Tool for the Implementation of Highly Flexible Partial Reconfigurable Systems with Xilinx Vivado. In International Conference on ReConFigurable Computing and FPGAs (ReConFig). R. Zamacola et al. 2018. IMPRESS: Automated Tool for the Implementation of Highly Flexible Partial Reconfigurable Systems with Xilinx Vivado. In International Conference on ReConFigurable Computing and FPGAs (ReConFig)."}],"event":{"name":"CF '19: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Alghero Italy","acronym":"CF '19"},"container-title":["Proceedings of the 16th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3310273.3323436","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3310273.3323436","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:36Z","timestamp":1750204416000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3310273.3323436"}},"subtitle":["Invited paper: CERBERO teams from UniSS, UniCA, IBM Research, TASE, INSA-Rennes, UPM, USI, Abinsula, AmbieSense, TNO, S&amp;T, CRF"],"short-title":[],"issued":{"date-parts":[[2019,4,30]]},"references-count":26,"alternative-id":["10.1145\/3310273.3323436","10.1145\/3310273"],"URL":"https:\/\/doi.org\/10.1145\/3310273.3323436","relation":{},"subject":[],"published":{"date-parts":[[2019,4,30]]},"assertion":[{"value":"2019-04-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}