{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T22:11:46Z","timestamp":1775254306522,"version":"3.50.1"},"reference-count":93,"publisher":"Association for Computing Machinery (ACM)","issue":"5","license":[{"start":{"date-parts":[[2020,9,28]],"date-time":"2020-09-28T00:00:00Z","timestamp":1601251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2021,9,30]]},"abstract":"<jats:p>Cryptographic hash functions are widely used primitives with a purpose to ensure the integrity of data. Hash functions are also utilized in conjunction with digital signatures to provide authentication and non-repudiation services. The SHA has been developed over time by the National Institute of Standards and Technology for security, optimal performance, and robustness. The best-known hash standards are SHA-1, SHA-2, and SHA-3. Security is the most notable criterion for evaluating the hash functions. However, the hardware performance of an algorithm serves as a tiebreaker among the contestants when all other parameters (security, software performance, and flexibility) have equal strength. Field Programmable Gateway Array (FPGA) is a reconfigurable hardware that supports a variety of design options, making it the best choice for implementing the hash standards. In this survey, particular attention is devoted to the FPGA optimization techniques for the three hash standards. The study covers several types of optimization techniques and their contributions to the performance of FPGAs. Moreover, the article highlights the strengths and weaknesses of each of the optimization methods and their influence on performance. We are optimistic that the study will be a useful resource encompassing the efforts carried out on the SHAs and FPGA optimization techniques in a consolidated form.<\/jats:p>","DOI":"10.1145\/3311724","type":"journal-article","created":{"date-parts":[[2020,9,28]],"date-time":"2020-09-28T10:45:25Z","timestamp":1601289925000},"page":"1-36","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["Secure Hash Algorithms and the Corresponding FPGA Optimization Techniques"],"prefix":"10.1145","volume":"53","author":[{"given":"Zeyad A.","family":"Al-Odat","sequence":"first","affiliation":[{"name":"North Dakota State University, Tafila, Jordan, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mazhar","family":"Ali","sequence":"additional","affiliation":[{"name":"COMSATS University Islamabad, Islamabad Campus, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Assad","family":"Abbas","sequence":"additional","affiliation":[{"name":"COMSATS University Islamabad, Islamabad Campus, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samee U.","family":"Khan","sequence":"additional","affiliation":[{"name":"Mississippi State University, Starkville, MS"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,9,28]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Advances in Cryptology\u2014EUROCRYPT\u201990, Ivan Bjerre Damg\u00e5rd (Ed.)","author":"Kaliski Burton S.","unstructured":"Burton S. Kaliski . 1991. The MD4 message digest algorithm . In Advances in Cryptology\u2014EUROCRYPT\u201990, Ivan Bjerre Damg\u00e5rd (Ed.) . Springer Berlin Heidelberg , Berlin, Heidelberg , 492--492. Burton S. Kaliski. 1991. The MD4 message digest algorithm. In Advances in Cryptology\u2014EUROCRYPT\u201990, Ivan Bjerre Damg\u00e5rd (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 492--492."},{"key":"e_1_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Ronald Rivest and S. Dusse. 1992. The MD5 Message-digest Algorithm. MIT Laboratory for Computer Science.  Ronald Rivest and S. Dusse. 1992. The MD5 Message-digest Algorithm. MIT Laboratory for Computer Science.","DOI":"10.17487\/rfc1321"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/11426639_2"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/11535218_2"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-63688-7_19"},{"key":"e_1_2_1_6_1","volume-title":"180-2: Secure hash standard (SHS). US Department of Commerce","author":"PUB FIPS.","year":"2012","unstructured":"PUB FIPS. 2012. 180-2: Secure hash standard (SHS). US Department of Commerce , National Institute of Standards and Technology (NIST) ( 2012 ). PUB FIPS. 2012. 180-2: Secure hash standard (SHS). US Department of Commerce, National Institute of Standards and Technology (NIST) (2012)."},{"key":"e_1_2_1_7_1","volume-title":"Secure hash standard (SHS). Federal Information Processing Standards Publication","author":"FIB PUB.","year":"2008","unstructured":"FIB PUB. 2008. 180-3 , Secure hash standard (SHS). Federal Information Processing Standards Publication ( 2008 ). FIB PUB. 2008. 180-3, Secure hash standard (SHS). Federal Information Processing Standards Publication (2008)."},{"key":"e_1_2_1_8_1","volume-title":"Introduction to Cryptography","author":"Delfs Hans","unstructured":"Hans Delfs and Helmut Knebl . 2002. Introduction to Cryptography . Vol. 2 . Springer . Hans Delfs and Helmut Knebl. 2002. Introduction to Cryptography. Vol. 2. Springer."},{"key":"e_1_2_1_9_1","volume-title":"John M. Kelsey, Souradyuti Paul, and Lawrence E. Bassham.","author":"Perlner Ray","year":"2012","unstructured":"Shu-jen Chang, Ray Perlner , William E. Burr , Meltem S\u00f6nmez Turan , John M. Kelsey, Souradyuti Paul, and Lawrence E. Bassham. 2012 . Third-round report of the SHA-3 cryptographic hash algorithm competition. NIST Interag. Rep . 7896 (2012). Shu-jen Chang, Ray Perlner, William E. Burr, Meltem S\u00f6nmez Turan, John M. Kelsey, Souradyuti Paul, and Lawrence E. Bassham. 2012. Third-round report of the SHA-3 cryptographic hash algorithm competition. NIST Interag. Rep. 7896 (2012)."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/2649515.2649519"},{"key":"e_1_2_1_12_1","unstructured":"Krystian Matusiewicz. 2007. Analysis of Modern Dedicated Cryptographic Hash Functions. Citeseer.  Krystian Matusiewicz. 2007. Analysis of Modern Dedicated Cryptographic Hash Functions. Citeseer."},{"key":"e_1_2_1_13_1","volume-title":"IET Irish Signals and Systems Conference (ISSC\u201910)","author":"Baldwin Brian","unstructured":"Brian Baldwin , Andrew Byrne , Liang Lu , Mark Hamilton , Neil Hanley , M\u00e1ire O\u2019Neill , and William P. Marnane . 2010. A hardware wrapper for the SHA-3 hash algorithms . In IET Irish Signals and Systems Conference (ISSC\u201910) . 1--6. Brian Baldwin, Andrew Byrne, Liang Lu, Mark Hamilton, Neil Hanley, M\u00e1ire O\u2019Neill, and William P. Marnane. 2010. A hardware wrapper for the SHA-3 hash algorithms. In IET Irish Signals and Systems Conference (ISSC\u201910). 1--6."},{"key":"e_1_2_1_14_1","unstructured":"Christopher Cullinan Christopher Wyant Timothy Frattesi and Xinming Huang. 2013. Computing performance benchmarks among CPU GPU and FPGA. Retrieved from www.wpi.edu\/Pubs\/E-project\/Available\/E-project-030212-123508\/unrestricted\/Benchmarking Final.  Christopher Cullinan Christopher Wyant Timothy Frattesi and Xinming Huang. 2013. Computing performance benchmarks among CPU GPU and FPGA. Retrieved from www.wpi.edu\/Pubs\/E-project\/Available\/E-project-030212-123508\/unrestricted\/Benchmarking Final."},{"key":"e_1_2_1_15_1","first-page":"157","article-title":"Review of various algorithms used in hybrid cryptography","volume":"2","author":"Kaur Veerpal","year":"2013","unstructured":"Veerpal Kaur and Aman Singh . 2013 . Review of various algorithms used in hybrid cryptography . International Journal of Computer Science and Network 2 , 6 (2013), 157 -- 173 . Veerpal Kaur and Aman Singh. 2013. Review of various algorithms used in hybrid cryptography. International Journal of Computer Science and Network 2, 6 (2013), 157--173.","journal-title":"International Journal of Computer Science and Network"},{"key":"e_1_2_1_16_1","first-page":"379","article-title":"Hardware-based cryptography. (Feb. 19, 2013)","volume":"8","author":"Potkonjak Miodrag","year":"2013","unstructured":"Miodrag Potkonjak . 2013 . Hardware-based cryptography. (Feb. 19, 2013) . US Patent 8 , 379 ,856. Miodrag Potkonjak. 2013. Hardware-based cryptography. (Feb. 19, 2013). US Patent 8,379,856.","journal-title":"US Patent"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.3923\/jas.2012.201.210"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-ifs:20055004"},{"key":"e_1_2_1_19_1","article-title":"Theoretical survey on secure hash functions and issues","volume":"2","author":"Saravanan K.","year":"2013","unstructured":"K. Saravanan and A. Senthilkumar . 2013 . Theoretical survey on secure hash functions and issues . Int. J. Eng. Res. Technol. 2 , 10 (2013). K. Saravanan and A. Senthilkumar. 2013. Theoretical survey on secure hash functions and issues. Int. J. Eng. Res. Technol. 2, 10 (2013).","journal-title":"Int. J. Eng. Res. Technol."},{"key":"e_1_2_1_20_1","volume-title":"SHA-2, and SHA-3. Circ. Syst. Sec. Priv.","author":"Chaves Ricardo","year":"2016","unstructured":"Ricardo Chaves , Leonel Sousa , Nicolas Sklavos , Apostolos P. Fournaris , Georgina Kalogeridou , Paris Kitsos , and Farhana Sheikh . 2016. Secure hashing: SHA-1 , SHA-2, and SHA-3. Circ. Syst. Sec. Priv. ( 2016 ), 81--107. Ricardo Chaves, Leonel Sousa, Nicolas Sklavos, Apostolos P. Fournaris, Georgina Kalogeridou, Paris Kitsos, and Farhana Sheikh. 2016. Secure hashing: SHA-1, SHA-2, and SHA-3. Circ. Syst. Sec. Priv. (2016), 81--107."},{"key":"e_1_2_1_21_1","volume-title":"Introduction to Hardware Security and Trust","author":"Shi Zhijie","unstructured":"Zhijie Shi , Chujiao Ma , Jordan Cote , and Bing Wang . 2012. Hardware implementation of hash functions . In Introduction to Hardware Security and Trust . Springer , 27--50. Zhijie Shi, Chujiao Ma, Jordan Cote, and Bing Wang. 2012. Hardware implementation of hash functions. In Introduction to Hardware Security and Trust. Springer, 27--50."},{"key":"e_1_2_1_23_1","volume-title":"The Keccak SHA-3 submission. Submission to NIST (Round 3) 6, 7","author":"Bertoni Guido","year":"2011","unstructured":"Guido Bertoni , Joan Daemen , Micha\u00ebl Peeters , and Gilles Van Assche . 2011. The Keccak SHA-3 submission. Submission to NIST (Round 3) 6, 7 ( 2011 ), 16. Guido Bertoni, Joan Daemen, Micha\u00ebl Peeters, and Gilles Van Assche. 2011. The Keccak SHA-3 submission. Submission to NIST (Round 3) 6, 7 (2011), 16."},{"key":"e_1_2_1_24_1","unstructured":"Guido Bertoni Joan Daemen Micha\u00ebl Peeters and Gilles Van Assche. 2011. Cryptographic sponges. Retrieved from http:\/\/sponge.noekeon.org.  Guido Bertoni Joan Daemen Micha\u00ebl Peeters and Gilles Van Assche. 2011. Cryptographic sponges. Retrieved from http:\/\/sponge.noekeon.org."},{"key":"e_1_2_1_25_1","volume-title":"Understanding Cryptography: A Textbook for Students and Practitioners","author":"Paar Christof","unstructured":"Christof Paar and Jan Pelzl . 2010. Hash functions . In Understanding Cryptography: A Textbook for Students and Practitioners . Springer Berlin Heidelberg , Berlin, Heidelberg , 293--317. DOI:http:\/\/dx.doi.org\/10.1007\/978-3-642-04101-3_11 10.1007\/978-3-642-04101-3_11 Christof Paar and Jan Pelzl. 2010. Hash functions. In Understanding Cryptography: A Textbook for Students and Practitioners. Springer Berlin Heidelberg, Berlin, Heidelberg, 293--317. DOI:http:\/\/dx.doi.org\/10.1007\/978-3-642-04101-3_11"},{"key":"e_1_2_1_26_1","volume-title":"Gilles Van Assche, and Ronny Van Keer","author":"Bertoni Guido","year":"2012","unstructured":"Guido Bertoni , Joan Daemen , Michael Peeters , Gilles Van Assche, and Ronny Van Keer . 2012 . Keccak implementation overview. Retrieved from http:\/\/keccak. neokeon.org\/Keccak-implementation-3.2.pdf. Guido Bertoni, Joan Daemen, Michael Peeters, Gilles Van Assche, and Ronny Van Keer. 2012. Keccak implementation overview. Retrieved from http:\/\/keccak. neokeon.org\/Keccak-implementation-3.2.pdf."},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-aided Design. IEEE, 261--268","author":"Sheldon David","year":"2006","unstructured":"David Sheldon , Rakesh Kumar , Roman Lysecky , Frank Vahid , and Dean Tullsen . 2006 . Application-specific customization of parameterized FPGA soft-core processors . In Proceedings of the IEEE\/ACM International Conference on Computer-aided Design. IEEE, 261--268 . David Sheldon, Rakesh Kumar, Roman Lysecky, Frank Vahid, and Dean Tullsen. 2006. Application-specific customization of parameterized FPGA soft-core processors. In Proceedings of the IEEE\/ACM International Conference on Computer-aided Design. IEEE, 261--268."},{"key":"e_1_2_1_28_1","volume-title":"Arturo D\u00edaz P\u00e9rez, and Cetin Kaya Koc.","author":"Rodr\u00edguez-Henr\u00edquez Francisco","year":"2007","unstructured":"Francisco Rodr\u00edguez-Henr\u00edquez , Nazar Abbas Saqib , Arturo D\u00edaz P\u00e9rez, and Cetin Kaya Koc. 2007 . Cryptographic Algorithms on Reconfigurable Hardware. Springer Science 8 Business Media. Francisco Rodr\u00edguez-Henr\u00edquez, Nazar Abbas Saqib, Arturo D\u00edaz P\u00e9rez, and Cetin Kaya Koc. 2007. Cryptographic Algorithms on Reconfigurable Hardware. Springer Science 8 Business Media."},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the IEEE International Conference on Signal Processing and Communications.","author":"Svetlin","unstructured":"Svetlin A. Manavski et\u00a0al. 2007. CUDA compatible GPU as an efficient hardware accelerator for AES cryptography . In Proceedings of the IEEE International Conference on Signal Processing and Communications. Svetlin A. Manavski et\u00a0al. 2007. CUDA compatible GPU as an efficient hardware accelerator for AES cryptography. In Proceedings of the IEEE International Conference on Signal Processing and Communications."},{"key":"e_1_2_1_30_1","volume-title":"Fault Tolerant Architectures for Cryptography and Hardware Security","author":"Patranabis Sikhar","unstructured":"Sikhar Patranabis and Debdeep Mukhopadhyay . 2018. Fault Tolerant Architectures for Cryptography and Hardware Security . Springer . Sikhar Patranabis and Debdeep Mukhopadhyay. 2018. Fault Tolerant Architectures for Cryptography and Hardware Security. Springer."},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the IEEE 26th International Symposium on Field-programmable Custom Computing Machines (FCCM\u201918)","author":"Cong Jason","year":"2018","unstructured":"Jason Cong , Zhenman Fang , Michael Lo , Hanrui Wang , Jingxian Xu , and Shaochong Zhang . 2018 . Understanding performance differences of FPGAs and GPUs . In Proceedings of the IEEE 26th International Symposium on Field-programmable Custom Computing Machines (FCCM\u201918) . IEEE, 93--96. Jason Cong, Zhenman Fang, Michael Lo, Hanrui Wang, Jingxian Xu, and Shaochong Zhang. 2018. Understanding performance differences of FPGAs and GPUs. In Proceedings of the IEEE 26th International Symposium on Field-programmable Custom Computing Machines (FCCM\u201918). IEEE, 93--96."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/WSCAR.2014.6916825"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.231340"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15031-9_18"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23951-9_32"},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the IEEE Computer Society Symposium on Emerging VLSI Technologies and Architectures. IEEE, 6.","author":"McEvoy Robert P.","unstructured":"Robert P. McEvoy , Francis M. Crowe , Colin C. Murphy , and William P. Marnane . 2006. Optimisation of the SHA-2 family of hash functions on FPGAs . In Proceedings of the IEEE Computer Society Symposium on Emerging VLSI Technologies and Architectures. IEEE, 6. Robert P. McEvoy, Francis M. Crowe, Colin C. Murphy, and William P. Marnane. 2006. Optimisation of the SHA-2 family of hash functions on FPGAs. In Proceedings of the IEEE Computer Society Symposium on Emerging VLSI Technologies and Architectures. IEEE, 6."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2013.0010"},{"key":"e_1_2_1_38_1","volume-title":"Goutis","author":"Michail H. E.","year":"2005","unstructured":"H. E. Michail , Athanasios P. Kakarountas , George N. Selimis , and Costas E . Goutis . 2005 . Optimizing SHA-1 hash function for high throughput with a partial unrolling study. In Proceedings of the International Workshop on Power and Timing Modeling, Optimization and Simulation. Springer , 591--600. H. E. Michail, Athanasios P. Kakarountas, George N. Selimis, and Costas E. Goutis. 2005. Optimizing SHA-1 hash function for high throughput with a partial unrolling study. In Proceedings of the International Workshop on Power and Timing Modeling, Optimization and Simulation. Springer, 591--600."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.16"},{"key":"e_1_2_1_40_1","volume-title":"High Tech Marketing","author":"Dillien Paul","year":"2017","unstructured":"Paul Dillien . 2017. And the winner of best FPGA of 2016 is... Principal , High Tech Marketing ( 2017 ). Paul Dillien. 2017. And the winner of best FPGA of 2016 is... Principal, High Tech Marketing (2017)."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5237-4"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/DESSERT.2018.8409136"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280143"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3039902.3039919"},{"key":"e_1_2_1_45_1","unstructured":"Vaughn Betz. 2009. FPGA architecture for the challenge. Retrieved from http:\/\/www.eecg.toronto.edu\/&sim;vaughn\/challenge\/fpga_arch.html.  Vaughn Betz. 2009. FPGA architecture for the challenge. Retrieved from http:\/\/www.eecg.toronto.edu\/&sim;vaughn\/challenge\/fpga_arch.html."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2017.2719940"},{"key":"e_1_2_1_47_1","volume-title":"Proceedings of the IEEE International Conference on Recent Trends in Electronics, Information Communication Technology (RTEICT\u201916)","author":"Makkad R. K.","year":"2016","unstructured":"R. K. Makkad and A. K. Sahu . 2016. Novel design of fast and compact SHA-1 algorithm for security applications . In Proceedings of the IEEE International Conference on Recent Trends in Electronics, Information Communication Technology (RTEICT\u201916) . 921--925. DOI:http:\/\/dx.doi.org\/10.1109\/RTEICT. 2016 .7807963 10.1109\/RTEICT.2016.7807963 R. K. Makkad and A. K. Sahu. 2016. Novel design of fast and compact SHA-1 algorithm for security applications. In Proceedings of the IEEE International Conference on Recent Trends in Electronics, Information Communication Technology (RTEICT\u201916). 921--925. DOI:http:\/\/dx.doi.org\/10.1109\/RTEICT.2016.7807963"},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the IEEE Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications. 211--215","author":"Kakarountas A. P.","year":"2005","unstructured":"A. P. Kakarountas , G. Theodoridis , T. Laopoulos , and C. E. Goutis . 2005. High-speed FPGA implementation of the SHA-1 hash function . In Proceedings of the IEEE Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications. 211--215 . DOI:http:\/\/dx.doi.org\/10.1109\/IDAACS. 2005 .282972 10.1109\/IDAACS.2005.282972 A. P. Kakarountas, G. Theodoridis, T. Laopoulos, and C. E. Goutis. 2005. High-speed FPGA implementation of the SHA-1 hash function. In Proceedings of the IEEE Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications. 211--215. DOI:http:\/\/dx.doi.org\/10.1109\/IDAACS.2005.282972"},{"key":"e_1_2_1_49_1","first-page":"3","article-title":"High speed and throughput evaluation of SHA-1 hash function design with pipelining and unfolding transformation techniques","volume":"9","author":"Suhaili Shamsiah","year":"2017","unstructured":"Shamsiah Suhaili , Takahiro Watanabe , and Norhuzaimin Julai . 2017 . High speed and throughput evaluation of SHA-1 hash function design with pipelining and unfolding transformation techniques . J. Telecomm. Electron. Comput. Eng. 9 , 3 -- 10 (2017), 19--22. Shamsiah Suhaili, Takahiro Watanabe, and Norhuzaimin Julai. 2017. High speed and throughput evaluation of SHA-1 hash function design with pipelining and unfolding transformation techniques. J. Telecomm. Electron. Comput. Eng. 9, 3--10 (2017), 19--22.","journal-title":"J. Telecomm. Electron. Comput. Eng."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1587\/elex.6.1174"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.68"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126616500328"},{"key":"e_1_2_1_53_1","volume-title":"Proceedings of the IEEE 18th International Workshop on Quality of Service (IWQoS\u201910)","author":"Isobe T.","year":"2010","unstructured":"T. Isobe , S. Tsutsumi , K. Seto , K. Aoshima , and K. Kariya . 2010. 10 Gbps implementation of TLS\/SSL accelerator on FPGA . In Proceedings of the IEEE 18th International Workshop on Quality of Service (IWQoS\u201910) . 1--6. DOI:http:\/\/dx.doi.org\/10.1109\/IWQoS. 2010 .5542723 10.1109\/IWQoS.2010.5542723 T. Isobe, S. Tsutsumi, K. Seto, K. Aoshima, and K. Kariya. 2010. 10 Gbps implementation of TLS\/SSL accelerator on FPGA. In Proceedings of the IEEE 18th International Workshop on Quality of Service (IWQoS\u201910). 1--6. DOI:http:\/\/dx.doi.org\/10.1109\/IWQoS.2010.5542723"},{"key":"e_1_2_1_54_1","first-page":"757","article-title":"Implementation of secure hash algorithm-1 using FPGA","volume":"3","author":"Iyer Nalini C.","year":"2013","unstructured":"Nalini C. Iyer and Sagarika Mandal . 2013 . Implementation of secure hash algorithm-1 using FPGA . Int. J. Inf. Comput. Technol. 3 (2013), 757 -- 764 . Nalini C. Iyer and Sagarika Mandal. 2013. Implementation of secure hash algorithm-1 using FPGA. Int. J. Inf. Comput. Technol. 3 (2013), 757--764.","journal-title":"Int. J. Inf. Comput. Technol."},{"key":"e_1_2_1_55_1","volume-title":"Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS\u201916)","author":"Janik Ian","unstructured":"Ian Janik and Mohammed A. S. Khalid . 2016. Synthesis and evaluation of SHA-1 algorithm using altera SDK for OpenCL . In Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS\u201916) . IEEE, 1--4. Ian Janik and Mohammed A. S. Khalid. 2016. Synthesis and evaluation of SHA-1 algorithm using altera SDK for OpenCL. In Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS\u201916). IEEE, 1--4."},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.02.004"},{"key":"e_1_2_1_57_1","volume-title":"Proceedings of the 7th International Conference on ASIC (ASICON\u201907)","author":"Sun Wanzhong","year":"2007","unstructured":"Wanzhong Sun , Hongpeng Guo , Huilei He , and Zibin Dai . 2007 . Design and optimized implementation of the SHA-2 (256, 384, 512) hash algorithms . In Proceedings of the 7th International Conference on ASIC (ASICON\u201907) . IEEE, 858--861. Wanzhong Sun, Hongpeng Guo, Huilei He, and Zibin Dai. 2007. Design and optimized implementation of the SHA-2 (256, 384, 512) hash algorithms. In Proceedings of the 7th International Conference on ASIC (ASICON\u201907). IEEE, 858--861."},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/SSD.2015.7348110"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.06.007"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.70"},{"key":"e_1_2_1_61_1","first-page":"9","article-title":"Efficient FPGA hardware implementation of secure hash function SHA-2","volume":"7","author":"Mestiri Hassen","year":"2014","unstructured":"Hassen Mestiri , Fatma Kahri , Belgacem Bouallegue , and Mohsen Machhout . 2014 . Efficient FPGA hardware implementation of secure hash function SHA-2 . Int. J. Comput. Netw. Inf. Sec. 7 , 1 (2014), 9 . Hassen Mestiri, Fatma Kahri, Belgacem Bouallegue, and Mohsen Machhout. 2014. Efficient FPGA hardware implementation of secure hash function SHA-2. Int. J. Comput. Netw. Inf. Sec. 7, 1 (2014), 9.","journal-title":"Int. J. Comput. Netw. Inf. Sec."},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2013.11.014"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/CONECCT.2015.7383912"},{"key":"e_1_2_1_64_1","first-page":"1","article-title":"Low power and simple implementation of secure hashing algorithm (SHA-2) using VHDL implemented on FPGA of SHA-224\/256 core","volume":"8","author":"Thakur Dipti","year":"2018","unstructured":"Dipti Thakur and Utsav Malviya . 2018 . Low power and simple implementation of secure hashing algorithm (SHA-2) using VHDL implemented on FPGA of SHA-224\/256 core . Int. J. Eng. Manag. Res. 8 , 1 (2018), 1 -- 4 . Dipti Thakur and Utsav Malviya. 2018. Low power and simple implementation of secure hashing algorithm (SHA-2) using VHDL implemented on FPGA of SHA-224\/256 core. Int. J. Eng. Manag. Res. 8, 1 (2018), 1--4.","journal-title":"Int. J. Eng. Manag. Res."},{"key":"e_1_2_1_65_1","first-page":"368","article-title":"Comprehensive evaluation of high-speed and medium-speed implementations of five SHA-3 finalists using Xilinx and Altera FPGAs","volume":"2012","author":"Gaj Kris","year":"2012","unstructured":"Kris Gaj , Ekawat Homsirikamol , Marcin Rogawski , Rabia Shahid , and Malik Umar Sharif . 2012 . Comprehensive evaluation of high-speed and medium-speed implementations of five SHA-3 finalists using Xilinx and Altera FPGAs . IACR Cryptology EPrint Archive 2012 (2012), 368 . Kris Gaj, Ekawat Homsirikamol, Marcin Rogawski, Rabia Shahid, and Malik Umar Sharif. 2012. Comprehensive evaluation of high-speed and medium-speed implementations of five SHA-3 finalists using Xilinx and Altera FPGAs. IACR Cryptology EPrint Archive 2012 (2012), 368.","journal-title":"IACR Cryptology EPrint Archive"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2016.7857148"},{"key":"e_1_2_1_67_1","volume-title":"Keccak. In Proceedings of the International Conference on the Theory and Applications of Cryptographic Techniques. Springer, 313--314","author":"Bertoni Guido","year":"2013","unstructured":"Guido Bertoni , Joan Daemen , Micha\u00ebl Peeters , and Gilles Van Assche . 2013 . Keccak. In Proceedings of the International Conference on the Theory and Applications of Cryptographic Techniques. Springer, 313--314 . Guido Bertoni, Joan Daemen, Micha\u00ebl Peeters, and Gilles Van Assche. 2013. Keccak. In Proceedings of the International Conference on the Theory and Applications of Cryptographic Techniques. Springer, 313--314."},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/CIACS.2014.6861327"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISIVC.2016.7894001"},{"key":"e_1_2_1_70_1","volume-title":"Proceedings of the 2nd Workshop on Cryptography and Security in Computing Systems. ACM, 13","author":"Michail Harris E.","unstructured":"Harris E. Michail , Lenos Ioannou , and Artemios G. Voyiatzis . 2015. Pipelined SHA-3 implementations on FPGA: Architecture and performance analysis . In Proceedings of the 2nd Workshop on Cryptography and Security in Computing Systems. ACM, 13 . Harris E. Michail, Lenos Ioannou, and Artemios G. Voyiatzis. 2015. Pipelined SHA-3 implementations on FPGA: Architecture and performance analysis. In Proceedings of the 2nd Workshop on Cryptography and Security in Computing Systems. ACM, 13."},{"key":"e_1_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCCSP.2014.6877931"},{"key":"e_1_2_1_72_1","volume-title":"Proceedings of the 4th Mediterranean Conference on Embedded Computing (MECO\u201915)","author":"Ioannou Lenos","unstructured":"Lenos Ioannou , Harris E. Michail , and Artemios G. Voyiatzis . 2015. High performance pipelined FPGA implementation of the SHA-3 hash algorithm . In Proceedings of the 4th Mediterranean Conference on Embedded Computing (MECO\u201915) . IEEE, 68--71. Lenos Ioannou, Harris E. Michail, and Artemios G. Voyiatzis. 2015. High performance pipelined FPGA implementation of the SHA-3 hash algorithm. In Proceedings of the 4th Mediterranean Conference on Embedded Computing (MECO\u201915). IEEE, 68--71."},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-07013-1_42"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132680"},{"key":"e_1_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8052985"},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577367"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.63"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2014.7022311"},{"key":"e_1_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2016.04.004"},{"key":"e_1_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.protcy.2016.05.168"},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.24"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126616500699"},{"key":"e_1_2_1_83_1","first-page":"79","article-title":"Compact implementation of SHA3-1024 on FPGA","volume":"3","author":"Bhargav S.","year":"2015","unstructured":"S. Bhargav and Drva Sharath Kumar . 2015 . Compact implementation of SHA3-1024 on FPGA . Int. J. Emerg. Eng. Res. Technol. 3 , 7 (2015), 79 -- 86 . S. Bhargav and Drva Sharath Kumar. 2015. Compact implementation of SHA3-1024 on FPGA. Int. J. Emerg. Eng. Res. Technol. 3, 7 (2015), 79--86.","journal-title":"Int. J. Emerg. Eng. Res. Technol."},{"key":"e_1_2_1_84_1","first-page":"41","article-title":"Design of compact implementation of SHA-3 (512) on FPGA","volume":"2","author":"Sravani M. M.","year":"2015","unstructured":"M. M. Sravani and C. H. Pallavi . 2015 . Design of compact implementation of SHA-3 (512) on FPGA . Int. Res. J. Eng. Technol. 2 , 02 (2015), 41 -- 46 . M. M. Sravani and C. H. Pallavi. 2015. Design of compact implementation of SHA-3 (512) on FPGA. Int. Res. J. Eng. Technol. 2, 02 (2015), 41--46.","journal-title":"Int. Res. J. Eng. Technol."},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126616500262"},{"key":"e_1_2_1_86_1","volume-title":"Strollo","author":"Saggese Giacinto Paolo","year":"2003","unstructured":"Giacinto Paolo Saggese , Antonino Mazzeo , Nicola Mazzocca , and Antonio G. M . Strollo . 2003 . An FPGA-based performance analysis of the unrolling, tiling, and pipelining of the AES algorithm. In Proceedings of the International Conference on Field Programmable Logic and Applications. Springer , 292--302. Giacinto Paolo Saggese, Antonino Mazzeo, Nicola Mazzocca, and Antonio G. M. Strollo. 2003. An FPGA-based performance analysis of the unrolling, tiling, and pipelining of the AES algorithm. In Proceedings of the International Conference on Field Programmable Logic and Applications. Springer, 292--302."},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.05.011"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/EUROCON.2015.7313715"},{"key":"e_1_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/GECS.2017.8066141"},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxm023"},{"key":"e_1_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.protcy.2016.05.168"},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/Anti-Cybercrime.2017.7905263"},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1080\/01611194.2013.856818"},{"key":"e_1_2_1_94_1","volume-title":"Virtex-5 FPGA system power design considerations. Xilinx WP285 (v1. 0) (Feb. 14","author":"Abusaidi Peggy","year":"2008","unstructured":"Peggy Abusaidi , Matt Klein , and Brian Philofsky . 2008. Virtex-5 FPGA system power design considerations. Xilinx WP285 (v1. 0) (Feb. 14 , 2008 ). Peggy Abusaidi, Matt Klein, and Brian Philofsky. 2008. Virtex-5 FPGA system power design considerations. Xilinx WP285 (v1. 0) (Feb. 14, 2008)."},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGSRET.2015.7312250"}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3311724","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3311724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:25:31Z","timestamp":1750206331000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3311724"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,28]]},"references-count":93,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2021,9,30]]}},"alternative-id":["10.1145\/3311724"],"URL":"https:\/\/doi.org\/10.1145\/3311724","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9,28]]},"assertion":[{"value":"2019-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-09-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}