{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:30Z","timestamp":1750220970164,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,5]],"date-time":"2019-05-05T00:00:00Z","timestamp":1557014400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,5]]},"DOI":"10.1145\/3312614.3312638","type":"proceedings-article","created":{"date-parts":[[2019,4,8]],"date-time":"2019-04-08T13:37:58Z","timestamp":1554730678000},"page":"104-109","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["SAFEPOWER"],"prefix":"10.1145","author":[{"given":"Kim","family":"Gr\u00fcttner","sequence":"first","affiliation":[{"name":"OFFIS e.V., Germany"}]},{"given":"Maher","family":"Fakih","sequence":"additional","affiliation":[{"name":"OFFIS e.V., Germany"}]},{"given":"Mikel","family":"Azkarate-askatsua","sequence":"additional","affiliation":[{"name":"IK4-IKERLAN, Spain"}]},{"given":"Peio","family":"Onaindia","sequence":"additional","affiliation":[{"name":"IK4-IKERLAN, Spain"}]},{"given":"Roman","family":"Obermaisser","sequence":"additional","affiliation":[{"name":"University of Siegen, Germany"}]}],"member":"320","published-online":{"date-parts":[[2019,5,5]]},"reference":[{"volume-title":"Time-Triggered and Rate-Constrained On-chip Communication in Mixed-Criticality Systems. In 2016 IEEE 10th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSOC). 117--124","author":"Ahmadian H.","key":"e_1_3_2_1_1_1","unstructured":"H. Ahmadian , R. Obermaisser , and M. Abuteir . 2016 . Time-Triggered and Rate-Constrained On-chip Communication in Mixed-Criticality Systems. In 2016 IEEE 10th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSOC). 117--124 . H. Ahmadian, R. Obermaisser, and M. Abuteir. 2016. Time-Triggered and Rate-Constrained On-chip Communication in Mixed-Criticality Systems. In 2016 IEEE 10th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSOC). 117--124."},{"volume-title":"Proceedings - 2017 IEEE 15th International Conference on Industrial Informatics, INDIN 2017. 59--64","author":"Bilbao A.","key":"e_1_3_2_1_2_1","unstructured":"A. Bilbao , I. Yarza , J.L. Montero , M. Azkarate-Askasua , and N. Gonzalez . 2017. A railway safety and security concept for low-power mixed-criticality systems . In Proceedings - 2017 IEEE 15th International Conference on Industrial Informatics, INDIN 2017. 59--64 . A. Bilbao, I. Yarza, J.L. Montero, M. Azkarate-Askasua, and N. Gonzalez. 2017. A railway safety and security concept for low-power mixed-criticality systems. In Proceedings - 2017 IEEE 15th International Conference on Industrial Informatics, INDIN 2017. 59--64."},{"key":"e_1_3_2_1_3_1","volume-title":"Davis","author":"Burns Alan","year":"2015","unstructured":"Alan Burns and Robert I . Davis . 2015 . Mixed Criticality Systems - A Review . https:\/\/www-users.cs.york.ac.uk\/burns\/review.pdf. Alan Burns and Robert I. Davis. 2015. Mixed Criticality Systems - A Review. https:\/\/www-users.cs.york.ac.uk\/burns\/review.pdf."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.906073"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2011.11.284"},{"volume-title":"IFAC Proceedings Volumes 47, 3 (2014), 12293--12298. 19th IFAC World Congress.","author":"Crespo A.","key":"e_1_3_2_1_6_1","unstructured":"A. Crespo , M. Masmano , J. Coronel , S. Peir\u00f3 , P. Balbastre , and J. Sim\u00f3 . 2014. Multicore partitioned systems based on hypervisor . IFAC Proceedings Volumes 47, 3 (2014), 12293--12298. 19th IFAC World Congress. A. Crespo, M. Masmano, J. Coronel, S. Peir\u00f3, P. Balbastre, and J. Sim\u00f3. 2014. Multicore partitioned systems based on hypervisor. IFAC Proceedings Volumes 47, 3 (2014), 12293--12298. 19th IFAC World Congress."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.05.016"},{"key":"e_1_3_2_1_8_1","unstructured":"Christoph Ficek Nico Feiertag and Dr. Kai Richter. 2013. Apply AUTOSAR timing protection to build safe and efficient ISO 26262 mixed-criticality systems. http:\/\/web1.see.asso.fr\/erts2012\/Site\/0P2RUC89\/4C-4.pdf.  Christoph Ficek Nico Feiertag and Dr. Kai Richter. 2013. Apply AUTOSAR timing protection to build safe and efficient ISO 26262 mixed-criticality systems. http:\/\/web1.see.asso.fr\/erts2012\/Site\/0P2RUC89\/4C-4.pdf."},{"volume-title":"Empowering Mixed-Criticality System Engineers in the Dark Silicon Era: Towards Power and Temperature Analysis of Heterogeneous MPSoCs at System Level","author":"Gr\u00fcttner Kim","key":"e_1_3_2_1_9_1","unstructured":"Kim Gr\u00fcttner . 2017. Empowering Mixed-Criticality System Engineers in the Dark Silicon Era: Towards Power and Temperature Analysis of Heterogeneous MPSoCs at System Level . Springer International Publishing , Cham , 57--90. Kim Gr\u00fcttner. 2017. Empowering Mixed-Criticality System Engineers in the Dark Silicon Era: Towards Power and Temperature Analysis of Heterogeneous MPSoCs at System Level. Springer International Publishing, Cham, 57--90."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"C.. Lefebvre J. L. Montero and L. Rubio. 2017. Implementation of a fast relative digital temperature sensor to achieve thermal protection in Zynq SoC technology. Microelectronics Reliability (2017). www.scopus.com Article in Press.  C.. Lefebvre J. L. Montero and L. Rubio. 2017. Implementation of a fast relative digital temperature sensor to achieve thermal protection in Zynq SoC technology. Microelectronics Reliability (2017). www.scopus.com Article in Press.","DOI":"10.1016\/j.microrel.2017.05.029"},{"volume-title":"2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. 396--403","author":"Nelson A.","key":"e_1_3_2_1_11_1","unstructured":"A. Nelson , A. Molnos , and K. Goossens . 2011. Composable power management with energy and power budgets per application . In 2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. 396--403 . A. Nelson, A. Molnos, and K. Goossens. 2011. Composable power management with energy and power budgets per application. In 2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. 396--403."},{"key":"e_1_3_2_1_12_1","volume-title":"IEEE Conference on Emerging Technology and Factory Automation (ETFA)","author":"Obermaisser R.","year":"2014","unstructured":"R. Obermaisser and D. Weber . 2014. Architectures for mixed-criticality systems based on networked multi-core chips . IEEE Conference on Emerging Technology and Factory Automation (ETFA) ( 2014 ). R. Obermaisser and D. Weber. 2014. Architectures for mixed-criticality systems based on networked multi-core chips. IEEE Conference on Emerging Technology and Factory Automation (ETFA) (2014)."},{"key":"e_1_3_2_1_13_1","volume-title":"Euromicro Conference on Digital System Design, DSD 2018","author":"Onaindia Peio","year":"2018","unstructured":"Peio Onaindia , Tomaso Poggi , Mikel Azkarate-askatsua, Kim Gr\u00fcttner , Maher Fakih , Salvador Peiro , and Patricia Balbastre . 2018 . A Hypervisor Architecture for Low-Power Real-Time Embedded Systems . In Euromicro Conference on Digital System Design, DSD 2018 , Prague, Czech Republic, August 29--31 , 2018. Peio Onaindia, Tomaso Poggi, Mikel Azkarate-askatsua, Kim Gr\u00fcttner, Maher Fakih, Salvador Peiro, and Patricia Balbastre. 2018. A Hypervisor Architecture for Low-Power Real-Time Embedded Systems. In Euromicro Conference on Digital System Design, DSD 2018, Prague, Czech Republic, August 29--31, 2018."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2532637"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/SACI.2013.6608981"},{"volume-title":"22nd International Conference on Field Programmable Logic and Applications (FPL). 373--379","author":"Tarawneh G.","key":"e_1_3_2_1_16_1","unstructured":"G. Tarawneh , T. Mak , and A. Yakovlev . 2012. Intra-chip physical parameter sensor for FPGAS using flip-flop metastability . In 22nd International Conference on Field Programmable Logic and Applications (FPL). 373--379 . G. Tarawneh, T. Mak, and A. Yakovlev. 2012. Intra-chip physical parameter sensor for FPGAS using flip-flop metastability. In 22nd International Conference on Field Programmable Logic and Applications (FPL). 373--379."},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the Performance, Power and Predictability of Many-Core Embedded Systems (3PMCES) Workshop.","author":"Trujillo Salvador","year":"2014","unstructured":"Salvador Trujillo , Roman Obermaisser , Kim Gr\u00fcttner , Francisco J. Cazorla , and Jon Perez . 2014 . European Project Cluster on Mixed-Criticality Systems . In Proceedings of the Performance, Power and Predictability of Many-Core Embedded Systems (3PMCES) Workshop. Salvador Trujillo, Roman Obermaisser, Kim Gr\u00fcttner, Francisco J. Cazorla, and Jon Perez. 2014. European Project Cluster on Mixed-Criticality Systems. In Proceedings of the Performance, Power and Predictability of Many-Core Embedded Systems (3PMCES) Workshop."},{"volume-title":"2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS). 275--284","author":"V\u00f6lp M.","key":"e_1_3_2_1_18_1","unstructured":"M. V\u00f6lp , M. H\u00e4hnel , and A. Lackorzynski . 2014. Has energy surpassed timeliness? Scheduling energy-constrained mixed-criticality systems . In 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS). 275--284 . M. V\u00f6lp, M. H\u00e4hnel, and A. Lackorzynski. 2014. Has energy surpassed timeliness? Scheduling energy-constrained mixed-criticality systems. In 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS). 275--284."}],"event":{"name":"COINS '19: INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS","acronym":"COINS '19","location":"Crete Greece"},"container-title":["Proceedings of the International Conference on Omni-Layer Intelligent Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3312614.3312638","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3312614.3312638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:29Z","timestamp":1750204469000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3312614.3312638"}},"subtitle":["Application of Power Management Techniques in SoCs for Safety-Relevant Systems"],"short-title":[],"issued":{"date-parts":[[2019,5,5]]},"references-count":18,"alternative-id":["10.1145\/3312614.3312638","10.1145\/3312614"],"URL":"https:\/\/doi.org\/10.1145\/3312614.3312638","relation":{},"subject":[],"published":{"date-parts":[[2019,5,5]]},"assertion":[{"value":"2019-05-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}