{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:37:31Z","timestamp":1773247051028,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":97,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,5]],"date-time":"2019-05-05T00:00:00Z","timestamp":1557014400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,5]]},"DOI":"10.1145\/3312614.3312657","type":"proceedings-article","created":{"date-parts":[[2019,4,8]],"date-time":"2019-04-08T13:37:58Z","timestamp":1554730678000},"page":"211-216","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["Protect Your Chip Design Intellectual Property"],"prefix":"10.1145","author":[{"given":"Johann","family":"Knechtel","sequence":"first","affiliation":[{"name":"Tandon School of Engineering, New York University, New York, USA, Division of Engineering, New York University Abu Dhabi, United Arab Emirates"}]},{"given":"Satwik","family":"Patnaik","sequence":"additional","affiliation":[{"name":"Tandon School of Engineering, New York University, New York, USA, Division of Engineering, New York University Abu Dhabi, United Arab Emirates"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[{"name":"Tandon School of Engineering, New York University, New York, USA, Division of Engineering, New York University Abu Dhabi, United Arab Emirates"}]}],"member":"320","published-online":{"date-parts":[[2019,5,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Spectre attacks: Exploiting speculative execution,\" arXiv","author":"Kocher P.","year":"2018","unstructured":"P. Kocher , \" Spectre attacks: Exploiting speculative execution,\" arXiv , vol. abs\/ 1801 .01203, 2018 . P. Kocher et al., \"Spectre attacks: Exploiting speculative execution,\" arXiv, vol. abs\/1801.01203, 2018."},{"key":"e_1_3_2_1_2_1","volume-title":"Meltdown,\" arXiv","author":"Lipp M.","year":"2018","unstructured":"M. Lipp , \" Meltdown,\" arXiv , vol. abs\/ 1801 .01207, 2018 . M. Lipp et al., \"Meltdown,\" arXiv, vol. abs\/1801.01207, 2018."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2731342"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"e_1_3_2_1_5_1","first-page":"139","article-title":"Activation of logic encrypted chips: Pre-test or post-test?","author":"Yasin M.","year":"2016","unstructured":"M. Yasin , \" Activation of logic encrypted chips: Pre-test or post-test? \" in Proc. DATE , 2016 , pp. 139 -- 144 . M. Yasin et al., \"Activation of logic encrypted chips: Pre-test or post-test?\" in Proc. DATE, 2016, pp. 139--144.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_6_1","first-page":"41","volume-title":"ICCAD","author":"Patnaik S.","year":"2017","unstructured":"S. Patnaik : Low-cost and resilient full-chip layout camouflaging,\" in Proc . ICCAD , 2017 , pp. 41 -- 48 . S. Patnaik et al., \"Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging,\" in Proc. ICCAD, 2017, pp. 41--48."},{"key":"e_1_3_2_1_7_1","volume-title":"Opening the doors to dynamic camouflaging: Harnessing the power of polymorphic devices,\" arXiv","author":"Rangarajan N.","year":"2018","unstructured":"N. Rangarajan , \" Opening the doors to dynamic camouflaging: Harnessing the power of polymorphic devices,\" arXiv , vol. abs\/ 1811 .06012, 2018 . N. Rangarajan et al., \"Opening the doors to dynamic camouflaging: Harnessing the power of polymorphic devices,\" arXiv, vol. abs\/1811.06012, 2018."},{"key":"e_1_3_2_1_8_1","volume-title":"ICCAD","author":"Wang Y.","year":"2017","unstructured":"Y. Wang attacks in split manufacturing,\" in Proc . ICCAD , 2017 . Y. Wang et al., \"Front-end-of-line attacks in split manufacturing,\" in Proc. ICCAD, 2017."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240784"},{"key":"e_1_3_2_1_10_1","first-page":"74","article-title":"Cost-efficient 3D integration to hinder reverse engineering during and after manufacturing","author":"Gu P.","year":"2018","unstructured":"P. Gu , \" Cost-efficient 3D integration to hinder reverse engineering during and after manufacturing ,\" in Proc. AsianHOST , 2018 , pp. 74 -- 79 . P. Gu et al., \"Cost-efficient 3D integration to hinder reverse engineering during and after manufacturing,\" in Proc. AsianHOST, 2018, pp. 74--79.","journal-title":"Proc. AsianHOST"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332154"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_29"},{"key":"e_1_3_2_1_13_1","first-page":"175","volume-title":"CHES","author":"Anceau S.","year":"2017","unstructured":"S. Anceau X-ray beam to reprogram secure circuits,\" in Proc . CHES , 2017 , pp. 175 -- 188 . S. Anceau et al., \"Nanofocused X-ray beam to reprogram secure circuits,\" in Proc. CHES, 2017, pp. 175--188."},{"key":"e_1_3_2_1_14_1","volume-title":"VLSI SoC","author":"Yasin M.","year":"2017","unstructured":"M. Yasin of logic locking,\" in Proc . VLSI SoC , 2017 . M. Yasin et al., \"Evolution of logic locking,\" in Proc. VLSI SoC, 2017."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"e_1_3_2_1_19_1","volume-title":"DATE","author":"Li L.","year":"2019","unstructured":"L. Li logic locking keys through redundancy identification,\" in Proc . DATE , 2019 . L. Li et al., \"Piercing logic locking keys through redundancy identification,\" in Proc. DATE, 2019."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"e_1_3_2_1_24_1","article-title":"On the approximation resiliency of logic locking and IC camouflaging schemes","author":"Shamsi K.","year":"2018","unstructured":"K. Shamsi , \" On the approximation resiliency of logic locking and IC camouflaging schemes ,\" Trans. Inf. Forens. Sec. , 2018 . K. Shamsi et al., \"On the approximation resiliency of logic locking and IC camouflaging schemes,\" Trans. Inf. Forens. Sec., 2018.","journal-title":"Trans. Inf. Forens. Sec."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"e_1_3_2_1_26_1","first-page":"342","volume-title":"Proc. ASPDAC","author":"Yasin M.","year":"2016","unstructured":"M. Yasin Proc. ASPDAC , pp. 342 -- 347 , 2016 . M. Yasin et al., \"Security analysis of Anti-SAT,\" Proc. ASPDAC, pp. 342--347, 2016."},{"key":"e_1_3_2_1_27_1","volume-title":"CHES","author":"Xu X.","year":"2017","unstructured":"X. Xu bypass attack and BDD-based tradeoff analysis against all known logic locking attacks,\" in Proc . CHES , 2017 . X. Xu et al., \"Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks,\" in Proc. CHES, 2017."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"issue":"99","key":"e_1_3_2_1_29_1","article-title":"Removal attacks on logic locking and camouflaging techniques","author":"Yasin M.","year":"2017","unstructured":"M. Yasin , \" Removal attacks on logic locking and camouflaging techniques ,\" Trans. Emerg. Top. Comp. , vol. PP, no. 99 , 2017 . M. Yasin et al., \"Removal attacks on logic locking and camouflaging techniques,\" Trans. Emerg. Top. Comp., vol. PP, no. 99, 2017.","journal-title":"Trans. Emerg. Top. Comp."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060492"},{"key":"e_1_3_2_1_31_1","first-page":"1","volume-title":"VTS","author":"Sengupta A.","year":"2018","unstructured":"A. Sengupta , secure logic locking,\" in Proc . VTS , 2018 , pp. 1 -- 6 . A. Sengupta et al., \"ATPG-based cost-effective, secure logic locking,\" in Proc. VTS, 2018, pp. 1--6."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243467"},{"key":"e_1_3_2_1_33_1","volume-title":"DATE","author":"Sirone D.","year":"2019","unstructured":"D. Sirone analysis attacks on logic locking,\" in Proc . DATE , 2019 . D. Sirone et al., \"Functional analysis attacks on logic locking,\" in Proc. DATE, 2019."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194580"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194596"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/3199700.3199707"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287670"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"e_1_3_2_1_40_1","first-page":"1592","article-title":"Towards provably-secure performance locking","author":"Zaman M.","year":"2018","unstructured":"M. Zaman , \" Towards provably-secure performance locking ,\" in Proc. DATE , 2018 , pp. 1592 -- 1597 . M. Zaman et al., \"Towards provably-secure performance locking,\" in Proc. DATE, 2018, pp. 1592--1597.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196058"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240857"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240858"},{"key":"e_1_3_2_1_44_1","volume-title":"DATE","author":"Leonhard J.","year":"2019","unstructured":"J. Leonhard : Securing mixed-signal circuits via logic locking,\" in Proc . DATE , 2019 . J. Leonhard et al., \"MixLock: Securing mixed-signal circuits via logic locking,\" in Proc. DATE, 2019."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2323976"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2601067"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"e_1_3_2_1_48_1","first-page":"1","volume-title":"NDSS","author":"Massad M. E.","year":"2015","unstructured":"M. E. Massad : Reverse engineering camouflaged ICs within minutes,\" in Proc . NDSS , 2015 , pp. 1 -- 14 . M. E. Massad et al., \"Integrated circuit (IC) decamouflaging: Reverse engineering camouflaged ICs within minutes,\" in Proc. NDSS, 2015, pp. 1--14."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2652220"},{"key":"e_1_3_2_1_50_1","volume-title":"Parallelizing SAT-based de-camouflaging attacks by circuit partitioning and conflict avoiding,\" Integration","author":"Wang X.","year":"2018","unstructured":"X. Wang , \" Parallelizing SAT-based de-camouflaging attacks by circuit partitioning and conflict avoiding,\" Integration , 2018 . X. Wang et al., \"Parallelizing SAT-based de-camouflaging attacks by circuit partitioning and conflict avoiding,\" Integration, 2018."},{"key":"e_1_3_2_1_51_1","first-page":"215","volume-title":"HOST","author":"Keshavarz S.","year":"2018","unstructured":"S. Keshavarz reverse engineering of gate-level schematics using fault injection and probing,\" in Proc . HOST , 2018 , pp. 215 -- 220 . S. Keshavarz et al., \"SAT-based reverse engineering of gate-level schematics using fault injection and probing,\" in Proc. HOST, 2018, pp. 215--220."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2710954"},{"key":"e_1_3_2_1_53_1","first-page":"1","volume-title":"ETS","author":"Nirmala I. R.","year":"2016","unstructured":"I. R. Nirmala novel threshold voltage defined switch for circuit camouflaging,\" in Proc . ETS , 2016 , pp. 1 -- 2 . I. R. Nirmala et al., \"A novel threshold voltage defined switch for circuit camouflaging,\" in Proc. ETS, 2016, pp. 1--2."},{"key":"e_1_3_2_1_54_1","first-page":"443","volume-title":"ISVLSI","author":"M. I.","year":"2016","unstructured":"M. I. M. Collantes et al., \"Threshold-dependent camouflaged cells to secure circuits against reverse engineering attacks,\" in Proc . ISVLSI , 2016 , pp. 443 -- 448 . M. I. M. Collantes et al., \"Threshold-dependent camouflaged cells to secure circuits against reverse engineering attacks,\" in Proc. ISVLSI, 2016, pp. 443--448."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903000"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967012"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967065"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-018-1870-z"},{"issue":"99","key":"e_1_3_2_1_59_1","article-title":"Provably secure camouflaging strategy for IC protection","author":"Li M.","year":"2017","unstructured":"M. Li , \" Provably secure camouflaging strategy for IC protection ,\" Trans. CAD Integ. Circ. Sys. , vol. PP, no. 99 , 2017 . M. Li et al., \"Provably secure camouflaging strategy for IC protection,\" Trans. CAD Integ. Circ. Sys., vol. PP, no. 99, 2017.","journal-title":"Trans. CAD Integ. Circ. Sys."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602554"},{"key":"e_1_3_2_1_61_1","first-page":"1","volume-title":"ISTFA","author":"Courbon F.","year":"2016","unstructured":"F. Courbon charge measurement in floating gate transistors of flash EEPROM using scanning electron microscopy,\" in Proc . ISTFA , 2016 , pp. 1 -- 9 . F. Courbon et al., \"Direct charge measurement in floating gate transistors of flash EEPROM using scanning electron microscopy,\" in Proc. ISTFA, 2016, pp. 1--9."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_8"},{"key":"e_1_3_2_1_63_1","first-page":"229","volume-title":"HOST","author":"Erbagci B.","year":"2016","unstructured":"B. Erbagci secure camouflaged threshold voltage defined logic family,\" in Proc . HOST , 2016 , pp. 229 -- 235 . B. Erbagci et al., \"A secure camouflaged threshold voltage defined logic family,\" in Proc. HOST, 2016, pp. 229--235."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218641"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-015-0102-5"},{"key":"e_1_3_2_1_66_1","first-page":"109","article-title":"Chip-level anti-reverse engineering using transformable interconnects","author":"Chen S.","year":"2015","unstructured":"S. Chen , \" Chip-level anti-reverse engineering using transformable interconnects ,\" in Proc. DFT , 2015 , pp. 109 -- 114 . S. Chen et al., \"Chip-level anti-reverse engineering using transformable interconnects,\" in Proc. DFT, 2015, pp. 109--114.","journal-title":"Proc. DFT"},{"issue":"99","key":"e_1_3_2_1_67_1","article-title":"Threshold-defined logic and interconnect for protection against reverse engineering","author":"Jang J.-W.","year":"2018","unstructured":"J.-W. Jang , \" Threshold-defined logic and interconnect for protection against reverse engineering ,\" Trans. CAD Integ. Circ. Sys. , vol. PP, no. 99 , 2018 . J.-W. Jang et al., \"Threshold-defined logic and interconnect for protection against reverse engineering,\" Trans. CAD Integ. Circ. Sys., vol. PP, no. 99, 2018.","journal-title":"Trans. CAD Integ. Circ. Sys."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173462"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1226325"},{"key":"e_1_3_2_1_70_1","volume-title":"ISSCC","author":"N. E.","year":"2018","unstructured":"N. E. C. Akkaya et al., \"A secure camouflaged logic family using postmanufacturing programming with a 3.6GHz adder prototype in 65nm CMOS at 1V nominal VDD,\" in Proc . ISSCC , 2018 . N. E. C. Akkaya et al., \"A secure camouflaged logic family using postmanufacturing programming with a 3.6GHz adder prototype in 65nm CMOS at 1V nominal VDD,\" in Proc. ISSCC, 2018."},{"key":"e_1_3_2_1_71_1","first-page":"91","article-title":"TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing","author":"Zhang G. L.","year":"2018","unstructured":"G. L. Zhang , \" TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing ,\" in Proc. DATE , 2018 , pp. 91 -- 96 . G. L. Zhang et al., \"TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing,\" in Proc. DATE, 2018, pp. 91--96.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_72_1","first-page":"1","volume-title":"ITC","author":"Li M.","year":"2018","unstructured":"M. Li : Decamouflaging timing-based logic obfuscation,\" in Proc . ITC , 2018 , pp. 1 -- 10 . M. Li et al., \"TimingSAT: Decamouflaging timing-based logic obfuscation,\" in Proc. ITC, 2018, pp. 1--10."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/2816818"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.35"},{"key":"e_1_3_2_1_75_1","first-page":"97","article-title":"Advancing hardware security using polymorphic and stochastic spin-hall effect devices","author":"Patnaik S.","year":"2018","unstructured":"S. Patnaik , \" Advancing hardware security using polymorphic and stochastic spin-hall effect devices ,\" in Proc. DATE , 2018 , pp. 97 -- 102 . S. Patnaik et al., \"Advancing hardware security using polymorphic and stochastic spin-hall effect devices,\" in Proc. DATE, 2018, pp. 97--102.","journal-title":"Proc. DATE"},{"key":"e_1_3_2_1_76_1","unstructured":"C. McCants \"Trusted integrated chips (TIC) \" IARPA 2011.  C. McCants \"Trusted integrated chips (TIC) \" IARPA 2011."},{"key":"e_1_3_2_1_77_1","first-page":"251","volume-title":"ASPDAC","author":"Patnaik S.","year":"2018","unstructured":"S. Patnaik : Enabling secure and cost-effective split manufacturing,\" in Proc . ASPDAC , 2018 , pp. 251 -- 258 . S. Patnaik et al., \"Concerted wire lifting: Enabling secure and cost-effective split manufacturing,\" in Proc. ASPDAC, 2018, pp. 251--258."},{"key":"e_1_3_2_1_78_1","volume-title":"VLSI SoC","author":"Chen S.","year":"2018","unstructured":"S. Chen the effectiveness of the satisfiability attack on split manufactured circuits,\" in Proc . VLSI SoC , 2018 . S. Chen et al., \"On the effectiveness of the satisfiability attack on split manufactured circuits,\" in Proc. VLSI SoC, 2018."},{"key":"e_1_3_2_1_79_1","volume-title":"USENIX","author":"Imeson F.","year":"2013","unstructured":"F. Imeson computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation,\" in Proc . USENIX , 2013 . F. Imeson et al., \"Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation,\" in Proc. USENIX, 2013."},{"key":"e_1_3_2_1_80_1","first-page":"265","volume-title":"ASPDAC","author":"Li M.","year":"2018","unstructured":"M. Li practical split manufacturing framework for trojan prevention via simultaneous wire lifting and cell insertion,\" in Proc . ASPDAC , 2018 , pp. 265 -- 270 . M. Li et al., \"A practical split manufacturing framework for trojan prevention via simultaneous wire lifting and cell insertion,\" in Proc. ASPDAC, 2018, pp. 265--270."},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485591"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898104"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967006"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195991"},{"key":"e_1_3_2_1_85_1","volume-title":"DAC","author":"Li H.","year":"2019","unstructured":"H. Li split manufacturing from a deep learning perspective,\" in Proc . DAC , 2019 . H. Li et al., \"Attacking split manufacturing from a deep learning perspective,\" in Proc. DAC, 2019."},{"key":"e_1_3_2_1_86_1","first-page":"13","volume-title":"HOST","author":"Vaidyanathan K.","year":"2014","unstructured":"K. Vaidyanathan and secure intellectual property (IP) design with split fabrication,\" in Proc . HOST , 2014 , pp. 13 -- 18 . K. Vaidyanathan et al., \"Efficient and secure intellectual property (IP) design with split fabrication,\" in Proc. HOST, 2014, pp. 13--18."},{"key":"e_1_3_2_1_87_1","first-page":"329","volume-title":"ICCAD","author":"Sengupta A.","year":"2017","unstructured":"A. Sengupta : An information-theoretic approach with secure layout techniques,\" in Proc . ICCAD , 2017 , pp. 329 -- 336 . A. Sengupta et al., \"Rethinking split manufacturing: An information-theoretic approach with secure layout techniques,\" in Proc. ICCAD, 2017, pp. 329--336."},{"key":"e_1_3_2_1_88_1","first-page":"605","volume-title":"ASPDAC","author":"Wang Y.","year":"2017","unstructured":"Y. Wang perturbation for enhanced security in split manufacturing,\" in Proc . ASPDAC , 2017 , pp. 605 -- 610 . Y. Wang et al., \"Routing perturbation for enhanced security in split manufacturing,\" in Proc. ASPDAC, 2017, pp. 605--610."},{"key":"e_1_3_2_1_89_1","volume-title":"ICCAD","author":"Feng L.","year":"2017","unstructured":"L. Feng split fabrication synergistically secure and manufacturable,\" in Proc . ICCAD , 2017 . L. Feng et al., \"Making split fabrication synergistically secure and manufacturable,\" in Proc. ICCAD, 2017."},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196100"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194564"},{"key":"e_1_3_2_1_92_1","first-page":"14","volume-title":"HOST","author":"Xiao K.","year":"2015","unstructured":"K. Xiao and secure split manufacturing via obfuscated built-in self-authentication,\" in Proc . HOST , 2015 , pp. 14 -- 19 . K. Xiao et al., \"Efficient and secure split manufacturing via obfuscated built-in self-authentication,\" in Proc. HOST, 2015, pp. 14--19."},{"key":"e_1_3_2_1_93_1","volume-title":"DATE","author":"Sengupta A.","year":"2019","unstructured":"A. Sengupta new paradigm in split manufacturing: Lock the FEOL, unlock at the BEOL,\" in Proc . DATE , 2019 . A. Sengupta et al., \"A new paradigm in split manufacturing: Lock the FEOL, unlock at the BEOL,\" in Proc. DATE, 2019."},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287698"},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593123"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2227257"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.10.45"}],"event":{"name":"COINS '19: INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS","location":"Crete Greece","acronym":"COINS '19"},"container-title":["Proceedings of the International Conference on Omni-Layer Intelligent Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3312614.3312657","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3312614.3312657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:02:00Z","timestamp":1750208520000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3312614.3312657"}},"subtitle":["An Overview"],"short-title":[],"issued":{"date-parts":[[2019,5,5]]},"references-count":97,"alternative-id":["10.1145\/3312614.3312657","10.1145\/3312614"],"URL":"https:\/\/doi.org\/10.1145\/3312614.3312657","relation":{},"subject":[],"published":{"date-parts":[[2019,5,5]]},"assertion":[{"value":"2019-05-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}