{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:48:16Z","timestamp":1774367296894,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,17]],"date-time":"2019-10-17T00:00:00Z","timestamp":1571270400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,17]]},"DOI":"10.1145\/3313231.3352362","type":"proceedings-article","created":{"date-parts":[[2019,9,26]],"date-time":"2019-09-26T12:17:48Z","timestamp":1569500268000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["UBERNoC"],"prefix":"10.1145","author":[{"given":"Hossein","family":"Farrokhbakht","sequence":"first","affiliation":[{"name":"University of Toronto"}]},{"given":"Henry","family":"Kao","sequence":"additional","affiliation":[{"name":"University of Toronto"}]},{"given":"Natalie Enright","family":"Jerger","sequence":"additional","affiliation":[{"name":"University of Toronto"}]}],"member":"320","published-online":{"date-parts":[[2019,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Routerless Network-on-Chip. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 492--503","author":"Alazemi F.","unstructured":"F. Alazemi , A. AziziMazreah , B. Bose , and L. Chen . 2018 . Routerless Network-on-Chip. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 492--503 . F. Alazemi, A. AziziMazreah, B. Bose, and L. Chen. 2018. Routerless Network-on-Chip. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 492--503."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of the 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 270--281","author":"Chen L.","unstructured":"L. Chen and T. M. Pinkston . 2012. Nord: Node-router decoupling for effective power-gating of on-chip routers . In Proceedings of the 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 270--281 . L. Chen and T. M. Pinkston. 2012. Nord: Node-router decoupling for effective power-gating of on-chip routers. In Proceedings of the 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 270--281."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"L. Chen D. Zhu M. Pedram and T. M. Pinkston. 2015. Power punch: Towards non-blocking power-gating of NoC routers. In IEEE Int'l Symp. on High Performance Computer Architecture (HPCA). 378--389.  L. Chen D. Zhu M. Pedram and T. M. Pinkston. 2015. Power punch: Towards non-blocking power-gating of NoC routers. In IEEE Int'l Symp. on High Performance Computer Architecture (HPCA) . 378--389.","DOI":"10.1109\/HPCA.2015.7056048"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665680"},{"key":"e_1_3_2_1_6_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE).","author":"Dimitrakopoulos G.","unstructured":"G. Dimitrakopoulos , N. Georgiadis , C. Nicopoulos , and E. Kalligeros . 2013. Switch folding: Network-on-Chip routers with time-multiplexed output ports. In Design , Automation Test in Europe Conference Exhibition (DATE). G. Dimitrakopoulos, N. Georgiadis, C. Nicopoulos, and E. Kalligeros. 2013. Switch folding: Network-on-Chip routers with time-multiplexed output ports. In Design, Automation Test in Europe Conference Exhibition (DATE)."},{"key":"e_1_3_2_1_7_1","volume-title":"A new theory of deadlock-free adaptive routing in wormhole networks","author":"Duato J.","year":"1993","unstructured":"J. Duato . 1993. A new theory of deadlock-free adaptive routing in wormhole networks . IEEE transactions on parallel and distributed systems 4, 12 ( 1993 ), 1320--1331. J. Duato. 1993. A new theory of deadlock-free adaptive routing in wormhole networks. IEEE transactions on parallel and distributed systems 4, 12 (1993), 1320--1331."},{"key":"e_1_3_2_1_8_1","volume-title":"2011 IEEE 17th International Symposium on High Performance Computer Architecture. 144--155","author":"Fallin C.","unstructured":"C. Fallin , C. Craik , and O. Mutlu . 2011. CHIPPER: A low-complexity bufferless deflection router . In 2011 IEEE 17th International Symposium on High Performance Computer Architecture. 144--155 . C. Fallin, C. Craik, and O. Mutlu. 2011. CHIPPER: A low-complexity bufferless deflection router. In 2011 IEEE 17th International Symposium on High Performance Computer Architecture. 144--155."},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of the International Symposium on Low Power Electronics and Design. IEEE.","author":"Farrokhbakht H.","unstructured":"H. Farrokhbakht , H. M. Kamali , and N. Enright Jerger . 2019. Muffin: Minimally-Buffered Zero-Delay Power-Gating Technique in On-Chip Routers . In Proceedings of the International Symposium on Low Power Electronics and Design. IEEE. H. Farrokhbakht, H. M. Kamali, and N. Enright Jerger. 2019. Muffin: Minimally-Buffered Zero-Delay Power-Gating Technique in On-Chip Routers. In Proceedings of the International Symposium on Low Power Electronics and Design. IEEE."},{"key":"e_1_3_2_1_10_1","volume-title":"SPONGE: A Scalable Pivot-based On\/Off Gating Engine for Reducing Static Power in NoC Routers. In International Symposium on Low Power Electronics and Design. ACM, 17","author":"Farrokhbakht H.","unstructured":"H. Farrokhbakht , H. M. Kamali , N. Enright Jerger , and S. Hessabi . 2018 . SPONGE: A Scalable Pivot-based On\/Off Gating Engine for Reducing Static Power in NoC Routers. In International Symposium on Low Power Electronics and Design. ACM, 17 . H. Farrokhbakht, H. M. Kamali, N. Enright Jerger, and S. Hessabi. 2018. SPONGE: A Scalable Pivot-based On\/Off Gating Engine for Reducing Static Power in NoC Routers. In International Symposium on Low Power Electronics and Design. ACM, 17."},{"key":"e_1_3_2_1_11_1","first-page":"1","article-title":"SMART: A Scalable Mapping And Routing Technique for Power-Gating in NoC Routers","volume":"15","author":"Farrokhbakht H.","year":"2017","unstructured":"H. Farrokhbakht , H. M. Kamali , and S. Hessabi . 2017 . SMART: A Scalable Mapping And Routing Technique for Power-Gating in NoC Routers . In Int'l Symp. on Networks-on-Chip (NOCS). 15 : 1 -- 15 :8. H. Farrokhbakht, H. M. Kamali, and S. Hessabi. 2017. SMART: A Scalable Mapping And Routing Technique for Power-Gating in NoC Routers. In Int'l Symp. on Networks-on-Chip (NOCS). 15:1--15:8.","journal-title":"Int'l Symp. on Networks-on-Chip (NOCS)."},{"key":"e_1_3_2_1_12_1","volume-title":"2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). IEEE, 1--8.","author":"Farrokhbakht H.","unstructured":"H. Farrokhbakht , M. Taram , B. Khaleghi , and S. Hessabi . 2016. Toot: an efficient and scalable power-gating method for noc routers . In 2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). IEEE, 1--8. H. Farrokhbakht, M. Taram, B. Khaleghi, and S. Hessabi. 2016. Toot: an efficient and scalable power-gating method for noc routers. In 2016 Tenth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). IEEE, 1--8."},{"key":"e_1_3_2_1_13_1","volume-title":"2013 Seventh IEEE\/ACM International Symposium on Networks-on-Chip (NoCS).","author":"Hassan S. M.","unstructured":"S. M. Hassan and S. Yalamanchili . 2013. Centralized buffer router: A low latency, low power router for high radix NOCs . In 2013 Seventh IEEE\/ACM International Symposium on Networks-on-Chip (NoCS). S. M. Hassan and S. Yalamanchili. 2013. Centralized buffer router: A low latency, low power router for high radix NOCs. In 2013 Seventh IEEE\/ACM International Symposium on Networks-on-Chip (NoCS)."},{"key":"e_1_3_2_1_14_1","volume-title":"42nd Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 244--254","author":"Hayenga M.","unstructured":"M. Hayenga , N. Enright Jerger , and M. Lipasti . 2009. SCARAB: A single cycle adaptive routing and bufferless network . In 42nd Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 244--254 . M. Hayenga, N. Enright Jerger, and M. Lipasti. 2009. SCARAB: A single cycle adaptive routing and bufferless network. In 42nd Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 244--254."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Y. Hoskote S. Vangal A. Singh N. Borkar and S. Borkar. 2007. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro (2007) 51--61.  Y. Hoskote S. Vangal A. Singh N. Borkar and S. Borkar. 2007. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro (2007) 51--61.","DOI":"10.1109\/MM.2007.4378783"},{"key":"e_1_3_2_1_16_1","volume-title":"IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 86--96","author":"Jiang N.","unstructured":"N. Jiang , D. U. Becker , G. Michelogiannakis , J. Balfour , B. Towles , D. E. Shaw , J. Kim , and W. J. Dally . 2013. A detailed and flexible cycle-accurate Network-on-Chip simulator . In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 86--96 . N. Jiang, D. U. Becker, G. Michelogiannakis, J. Balfour, B. Towles, D. E. Shaw, J. Kim, and W. J. Dally. 2013. A detailed and flexible cycle-accurate Network-on-Chip simulator. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 86--96."},{"key":"e_1_3_2_1_17_1","unstructured":"M. Keating D. Flynn R. Aitken A. Gibbons and K. Shi. 2007. Low Power Methodology Manual: For System-on-Chip Design. Springer Publishing Company Inc.  M. Keating D. Flynn R. Aitken A. Gibbons and K. Shi. 2007. Low Power Methodology Manual: For System-on-Chip Design . Springer Publishing Company Inc."},{"key":"e_1_3_2_1_18_1","volume-title":"48th ACM\/EDAC\/IEEE Design Automation Conference (DAC). 936--941","author":"Kim G.","unstructured":"G. Kim , J. Kim , and S. Yoo . 2011. Flexibuffer: Reducing leakage power in on-chip network routers . In 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC). 936--941 . G. Kim, J. Kim, and S. Yoo. 2011. Flexibuffer: Reducing leakage power in on-chip network routers. In 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC). 936--941."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669145"},{"key":"e_1_3_2_1_20_1","volume-title":"33rd International Symposium on Computer Architecture.","author":"Kim J.","unstructured":"J. Kim , C. Nicopoulos , D. Park , V. Narayanan , M. S. Yousif , and C. R. Das . 2006. A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks . In 33rd International Symposium on Computer Architecture. J. Kim, C. Nicopoulos, D. Park, V. Narayanan, M. S. Yousif, and C. R. Das. 2006. A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks. In 33rd International Symposium on Computer Architecture."},{"key":"e_1_3_2_1_21_1","volume-title":"Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In 2003 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36)","author":"Kumar R.","unstructured":"R. Kumar , K. I. Farkas , N. P. Jouppi , P. Ranganathan , and D. M. Tullsen . 2003 . Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In 2003 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36) . R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen. 2003. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In 2003 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 36)."},{"key":"e_1_3_2_1_22_1","volume-title":"13th Asia and South Pacific Design Automation Conference (ASP-DAC). 55--60","author":"Matsutani H.","unstructured":"H. Matsutani , M. Koibuchi , H. Amano , and D. Wang . 2008. Run-time power gating of on-chip routers using look-ahead routing . In 13th Asia and South Pacific Design Automation Conference (ASP-DAC). 55--60 . H. Matsutani, M. Koibuchi, H. Amano, and D. Wang. 2008. Run-time power gating of on-chip routers using look-ahead routing. In 13th Asia and South Pacific Design Automation Conference (ASP-DAC). 55--60."},{"key":"e_1_3_2_1_23_1","volume-title":"Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs. In 4th IEEE\/ACM International Symposium on Networks on Chip (NoCS). 61--68","author":"Matsutani H.","unstructured":"H. Matsutani , M. Koibuchi , D. Ikebuchi , K. Usami , H. Nakamura , and H. Amano . 2010 . Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs. In 4th IEEE\/ACM International Symposium on Networks on Chip (NoCS). 61--68 . H. Matsutani, M. Koibuchi, D. Ikebuchi, K. Usami, H. Nakamura, and H. Amano. 2010. Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs. In 4th IEEE\/ACM International Symposium on Networks on Chip (NoCS). 61--68."},{"key":"e_1_3_2_1_24_1","volume-title":"2009 IEEE 15th International Symposium on High Performance Computer Architecture. 151--162","author":"Michelogiannakis G.","unstructured":"G. Michelogiannakis , J. Balfour , and W. J. Dally . 2009. Elastic-buffer flow control for on-chip networks . In 2009 IEEE 15th International Symposium on High Performance Computer Architecture. 151--162 . G. Michelogiannakis, J. Balfour, and W. J. Dally. 2009. Elastic-buffer flow control for on-chip networks. In 2009 IEEE 15th International Symposium on High Performance Computer Architecture. 151--162."},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the 36th Annual International Symposium on Computer Architecture. ACM, 196--207","author":"Moscibroda T.","unstructured":"T. Moscibroda and O. Mutlu . 2009. A Case for Bufferless Routing in On-chip Networks . In Proceedings of the 36th Annual International Symposium on Computer Architecture. ACM, 196--207 . T. Moscibroda and O. Mutlu. 2009. A Case for Bufferless Routing in On-chip Networks. In Proceedings of the 36th Annual International Symposium on Computer Architecture. ACM, 196--207."},{"key":"e_1_3_2_1_26_1","volume-title":"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers. In 2006 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'06)","author":"Nicopoulos C. A.","unstructured":"C. A. Nicopoulos , D. Park , J. Kim , N. Vijaykrishnan , M. S. Yousif , and C. R. Das . 2006 . ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers. In 2006 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'06) . C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das. 2006. ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers. In 2006 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'06)."},{"key":"e_1_3_2_1_27_1","volume-title":"51st ACM\/EDAC\/IEEE Design Automation Conference (DAC). 1--6.","author":"Parikh R.","unstructured":"R. Parikh , R. Das , and V. Bertacco . 2014. Power-aware NoCs through routing and topology reconfiguration . In 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC). 1--6. R. Parikh, R. Das, and V. Bertacco. 2014. Power-aware NoCs through routing and topology reconfiguration. In 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC). 1--6."},{"key":"e_1_3_2_1_28_1","volume-title":"2010 Fourth ACM\/IEEE International Symposium on Networks-on-Chip.","author":"Ramanujam R. S.","unstructured":"R. S. Ramanujam , V. Soteriou , B. Lin , and L. Peh . 2010. Design of a High-Throughput Distributed Shared-Buffer NoC Router . In 2010 Fourth ACM\/IEEE International Symposium on Networks-on-Chip. R. S. Ramanujam, V. Soteriou, B. Lin, and L. Peh. 2010. Design of a High-Throughput Distributed Shared-Buffer NoC Router. In 2010 Fourth ACM\/IEEE International Symposium on Networks-on-Chip."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"A. Samih R. Wang A. Krishna C. Maciocco C. Tai and Y. Solihin. 2013. Energy-efficient interconnect via Router Parking. In IEEE Int'l Symp. on High Performance Computer Architecture. 508--519.  A. Samih R. Wang A. Krishna C. Maciocco C. Tai and Y. Solihin. 2013. Energy-efficient interconnect via Router Parking. In IEEE Int'l Symp. on High Performance Computer Architecture . 508--519.","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"e_1_3_2_1_30_1","volume-title":"IEEE\/ACM Sixth International Symposium on Networks-on-Chip. IEEE, 201--210","author":"Sun C.","unstructured":"C. Sun , C.-H. Chen , G. Kurian , L. Wei , J. Miller , A. Agarwal , L.-S. Peh , and V. Stojanovic . 2012. DSENT-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling . In IEEE\/ACM Sixth International Symposium on Networks-on-Chip. IEEE, 201--210 . C. Sun, C.-H. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, L.-S. Peh, and V. Stojanovic. 2012. DSENT-a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In IEEE\/ACM Sixth International Symposium on Networks-on-Chip. IEEE, 201--210."},{"key":"e_1_3_2_1_31_1","volume-title":"Mobilizing the Micro-Ops: Exploiting Context Sensitive Decoding for Security and Energy Efficiency. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture. 624--637","author":"Taram M.","unstructured":"M. Taram , A. Venkat , and D. Tullsen . 2018 . Mobilizing the Micro-Ops: Exploiting Context Sensitive Decoding for Security and Energy Efficiency. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture. 624--637 . M. Taram, A. Venkat, and D. Tullsen. 2018. Mobilizing the Micro-Ops: Exploiting Context Sensitive Decoding for Security and Energy Efficiency. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture. 624--637."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2910507"},{"key":"e_1_3_2_1_33_1","volume-title":"IEEE 29th International Conference on Computer Design. 232--238","author":"Tran A. T.","unstructured":"A. T. Tran and B. M. Baas . 2011. RoShaQ: High-performance on-chip router with shared queues . In IEEE 29th International Conference on Computer Design. 232--238 . A. T. Tran and B. M. Baas. 2011. RoShaQ: High-performance on-chip router with shared queues. In IEEE 29th International Conference on Computer Design. 232--238."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"S. C. Woo M. Ohara E. Torrie J. P. Singh and A. Gupta. 1995. The SPLASH-2 programs: Characterization and methodological considerations. In ACM SIGARCH computer architecture news Vol. 23. ACM 24--36.  S. C. Woo M. Ohara E. Torrie J. P. Singh and A. Gupta. 1995. The SPLASH-2 programs: Characterization and methodological considerations. In ACM SIGARCH computer architecture news Vol. 23. ACM 24--36.","DOI":"10.1145\/225830.223990"}],"event":{"name":"NOCS '19: International Symposium on Networks-on-Chip","location":"New York New York","acronym":"NOCS '19","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE Circuits and Systems Society","IEEE-CEDA"]},"container-title":["Proceedings of the 13th IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3313231.3352362","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3313231.3352362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:00Z","timestamp":1750204440000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3313231.3352362"}},"subtitle":["unified buffer power-efficient router for network-on-chip"],"short-title":[],"issued":{"date-parts":[[2019,10,17]]},"references-count":34,"alternative-id":["10.1145\/3313231.3352362","10.1145\/3313231"],"URL":"https:\/\/doi.org\/10.1145\/3313231.3352362","relation":{},"subject":[],"published":{"date-parts":[[2019,10,17]]},"assertion":[{"value":"2019-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}