{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:02:30Z","timestamp":1766268150564,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,17]],"date-time":"2019-10-17T00:00:00Z","timestamp":1571270400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"national science foundation","doi-asserted-by":"publisher","award":["CCF-1723624"],"award-info":[{"award-number":["CCF-1723624"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1750826"],"award-info":[{"award-number":["CCF-1750826"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,17]]},"DOI":"10.1145\/3313231.3352363","type":"proceedings-article","created":{"date-parts":[[2019,9,26]],"date-time":"2019-09-26T12:17:48Z","timestamp":1569500268000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["ClusCross"],"prefix":"10.1145","author":[{"given":"Hesam","family":"Shabani","sequence":"first","affiliation":[{"name":"Lehigh University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaochen","family":"Guo","sequence":"additional","affiliation":[{"name":"Lehigh University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591635.2667187"},{"volume-title":"Intl. Symp. on Microarchitecture","year":"2013","author":"Black Bryan","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522333"},{"volume-title":"Proceedings of the 38th annual Design Automation Conference. Acm, 684--689","author":"William","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","unstructured":"William J. Dally and Brian Towles. 2004. Principles and practices of interconnection networks. Elsevier.  William J. Dally and Brian Towles. 2004. Principles and practices of interconnection networks . Elsevier."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.371968"},{"volume-title":"Proceedings of the 2001 international symposium on Physical design. ACM, 171--175","author":"Deng Yangdong","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062811"},{"volume-title":"Interconnection Networks: An Engineering Approach, M. Kaufmann Pub","year":"2002","author":"Duato Jose","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080253"},{"key":"e_1_3_2_1_11_1","unstructured":"Mark Gebhart Joel Hestness Ehsan Fatehi Paul Gratz and Stephen W. Keckler. 2009. Running parsec 2.1 on m5. University of Texas at Austin. Technical Report. Department of Computer Science Technical Report# TR-09--32.  Mark Gebhart Joel Hestness Ehsan Fatehi Paul Gratz and Stephen W. Keckler. 2009. Running parsec 2.1 on m5. University of Texas at Austin . Technical Report. Department of Computer Science Technical Report# TR-09--32."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Joel Hestness and Stephen W. Keckler. 2011. Netrace: Dependency-tracking traces for efficient network-on-chip experimentation. The University of Texas at Austin Dept. of Computer Science. Technical Report. Tech. Rep.  Joel Hestness and Stephen W. Keckler. 2011. Netrace: Dependency-tracking traces for efficient network-on-chip experimentation. The University of Texas at Austin Dept. of Computer Science . Technical Report. Tech. Rep.","DOI":"10.1145\/1921249.1921258"},{"volume-title":"2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE, 458--470","author":"Jerger Natalie E.","key":"e_1_3_2_1_13_1"},{"volume-title":"2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, 86--96","author":"Jiang Nan","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","unstructured":"Nan Jiang George Michelogiannakis Daniel Becker Brian Towles and William J. Dally. 2019. BookSim 2.0 User's Guide. (05 2019).  Nan Jiang George Michelogiannakis Daniel Becker Brian Towles and William J. Dally. 2019. BookSim 2.0 User's Guide. (05 2019)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.35"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477461"},{"key":"e_1_3_2_1_19_1","unstructured":"Liam Madden Suresh Ramalingam Xin Wu Ephrem Wu Bahareh Banijamali Namhoon Kim and Khaldoon Abugharbieh. 2013. Xilinx stacked silicon interconnect technology delivers breakthrough FPGA performance. 40 (05 2013) 6--11.  Liam Madden Suresh Ramalingam Xin Wu Ephrem Wu Bahareh Banijamali Namhoon Kim and Khaldoon Abugharbieh. 2013. Xilinx stacked silicon interconnect technology delivers breakthrough FPGA performance. 40 (05 2013) 6--11."},{"volume-title":"Highlights of The High-Bandwidth Memory (HBM) Standard. In Memory Forum Workshop.","year":"2014","author":"O'Connor Mike","key":"e_1_3_2_1_20_1"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"volume-title":"Reliability by Design","author":"Osmolovskyi Sergii","key":"e_1_3_2_1_22_1"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-013-1026-4"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4921463"}],"event":{"name":"NOCS '19: International Symposium on Networks-on-Chip","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE Circuits and Systems Society","IEEE-CEDA"],"location":"New York New York","acronym":"NOCS '19"},"container-title":["Proceedings of the 13th IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3313231.3352363","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3313231.3352363","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3313231.3352363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:00Z","timestamp":1750204440000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3313231.3352363"}},"subtitle":["a new topology for silicon interposer-based network-on-chip"],"short-title":[],"issued":{"date-parts":[[2019,10,17]]},"references-count":24,"alternative-id":["10.1145\/3313231.3352363","10.1145\/3313231"],"URL":"https:\/\/doi.org\/10.1145\/3313231.3352363","relation":{},"subject":[],"published":{"date-parts":[[2019,10,17]]},"assertion":[{"value":"2019-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}