{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:11Z","timestamp":1750220951826,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,17]],"date-time":"2019-10-17T00:00:00Z","timestamp":1571270400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Spanish Ministry of Science, Innovation and Universities","award":["TIN2016-76635-C2-2-R"],"award-info":[{"award-number":["TIN2016-76635-C2-2-R"]}]},{"name":"Spanish Ministry of Science, Innovation and Universities, FPI grant","award":["BES-2017-079971"],"award-info":[{"award-number":["BES-2017-079971"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,17]]},"DOI":"10.1145\/3313231.3352364","type":"proceedings-article","created":{"date-parts":[[2019,9,26]],"date-time":"2019-09-26T12:17:48Z","timestamp":1569500268000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["SMART++"],"prefix":"10.1145","author":[{"given":"Iv\u00e1n","family":"P\u00e9rez","sequence":"first","affiliation":[{"name":"University of Cantabria, Santander, Spain"}]},{"given":"Enrique","family":"Vallejo","sequence":"additional","affiliation":[{"name":"University of Cantabria, Santander, Spain"}]},{"given":"Ram\u00f3n","family":"Beivide","sequence":"additional","affiliation":[{"name":"University of Cantabria, Santander, Spain"}]}],"member":"320","published-online":{"date-parts":[[2019,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"N. Abeyratne R. Das Q. Li K. Sewell B. Giridhar R. G. Dreslinski D. Blaauw and T. Mudge. 2013. Scaling towards kilo-core processors with asymmetric high-radix topologies. In HPCA.  N. Abeyratne R. Das Q. Li K. Sewell B. Giridhar R. G. Dreslinski D. Blaauw and T. Mudge. 2013. Scaling towards kilo-core processors with asymmetric high-radix topologies. In HPCA .","DOI":"10.1109\/HPCA.2013.6522344"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"M. Besta S. M. Hassan S. Yalamanchili R. Ausavarungnirun O. Mutlu and T. Hoefler. 2018. Slim NoC: A Low-Diameter On-Chip Network Topology for High Energy Efficiency and Scalability. In ASPLOS.  M. Besta S. M. Hassan S. Yalamanchili R. Ausavarungnirun O. Mutlu and T. Hoefler. 2018. Slim NoC: A Low-Diameter On-Chip Network Topology for High Energy Efficiency and Scalability. In ASPLOS .","DOI":"10.1145\/3173162.3177158"},{"key":"e_1_3_2_1_3_1","unstructured":"D. Bhattacharya and N. K. Jha. 2017. Analytical Modeling of the SMART NoC. IEEE TMSCS (2017).  D. Bhattacharya and N. K. Jha. 2017. Analytical Modeling of the SMART NoC. IEEE TMSCS (2017)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"L. Chen R. Wang and T. M. Pinkston. 2011. Critical Bubble Scheme: An Efficient Implementation of Globally Aware Network Flow Control. In IPDPS.  L. Chen R. Wang and T. M. Pinkston. 2011. Critical Bubble Scheme: An Efficient Implementation of Globally Aware Network Flow Control. In IPDPS .","DOI":"10.1109\/IPDPS.2011.63"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"X. Chen and N. K. Jha. 2016. Reducing Wire and Energy Overheads of the SMART NoC Using a Setup Request Network. IEEE VLSI (2016).  X. Chen and N. K. Jha. 2016. Reducing Wire and Energy Overheads of the SMART NoC Using a Setup Request Network. IEEE VLSI (2016).","DOI":"10.1109\/TVLSI.2016.2538284"},{"key":"e_1_3_2_1_6_1","unstructured":"W. Dally and B. Towles. 2003. Principles and Practices of Interconnection Networks. Morgan Kaufmann Inc.  W. Dally and B. Towles. 2003. Principles and Practices of Interconnection Networks . Morgan Kaufmann Inc."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665680"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"G. Dimitrakopoulos A. Psarras and I. Seitanidis. 2015. Microarchitecture of Network-on-Chip Routers. Springer New York.  G. Dimitrakopoulos A. Psarras and I. Seitanidis. 2015. Microarchitecture of Network-on-Chip Routers . Springer New York.","DOI":"10.1007\/978-1-4614-4301-8"},{"key":"e_1_3_2_1_9_1","unstructured":"J. Duato. 199"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"K. Duraisamy and P. P. Pande. 2017. Enabling High-Performance SMART NoC Architectures Using On-Chip Wireless Links. IEEE VLSI (2017).  K. Duraisamy and P. P. Pande. 2017. Enabling High-Performance SMART NoC Architectures Using On-Chip Wireless Links. IEEE VLSI (2017).","DOI":"10.1109\/TVLSI.2017.2748884"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"T. Krishna C.H. O. Chen W. C. Kwon and L.S. Peh. 2013. Breaking the on-chip latency barrier using SMART. In HPCA.  T. Krishna C.H. O. Chen W. C. Kwon and L.S. Peh. 2013. Breaking the on-chip latency barrier using SMART. In HPCA .","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"A. Kumar P. Kundu A. Singh L.S. Peh and N. Jha. 2007. A 4.6 Tbits\/s 3.6 GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS. In ICCD.  A. Kumar P. Kundu A. Singh L.S. Peh and N. Jha. 2007. A 4.6 Tbits\/s 3.6 GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS. In ICCD .","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"A. Kumar L.S. Peh and N. K. Jha. 2008. Token flow control. In Micro.  A. Kumar L.S. Peh and N. K. Jha. 2008. Token flow control. In Micro .","DOI":"10.1109\/MICRO.2008.4771803"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"A. Kumar L.S. Peh P. Kundu and N. K. Jha. 2007. Express Virtual Channels: Towards the Ideal Interconnection Fabric. In ISCA.  A. Kumar L.S. Peh P. Kundu and N. K. Jha. 2007. Express Virtual Channels: Towards the Ideal Interconnection Fabric. In ISCA .","DOI":"10.1145\/1250662.1250681"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"H. Kwon and T. Krishna. 2017. OpenSMART: Single-cycle multi-hop NoC generator in BSV and Chisel. In ISPASS.  H. Kwon and T. Krishna. 2017. OpenSMART: Single-cycle multi-hop NoC generator in BSV and Chisel. In ISPASS .","DOI":"10.1109\/ISPASS.2017.7975291"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"X. Lin P. K. McKinley and L. M. Ni. 1993. The Message Flow Model for Routing in Wormhole-Routed Networks. In ICPP.  X. Lin P. K. McKinley and L. M. Ni. 1993. The Message Flow Model for Routing in Wormhole-Routed Networks. In ICPP .","DOI":"10.1109\/ICPP.1993.176"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"S. Ma N. Jerger and Z. Wang. 2012. Whole Packet Forwarding: Efficient Design of Fully Adaptive Routing Algorithms for Networks-on-chip. In HPCA.  S. Ma N. Jerger and Z. Wang. 2012. Whole Packet Forwarding: Efficient Design of Fully Adaptive Routing Algorithms for Networks-on-chip. In HPCA .","DOI":"10.1109\/HPCA.2012.6169049"},{"key":"e_1_3_2_1_18_1","volume":"201","author":"Jiang N.","unstructured":"N. Jiang , D. U. Becker , G. Michelogiannakis , J. Balfour , B. Towles , D. E. Shaw , J. Kim , and W. J. Dally. 201 3. A detailed and flexible cycle-accurate Network-on-Chip simulator. In ISPASS. N. Jiang, D. U. Becker, G. Michelogiannakis, J. Balfour, B. Towles, D. E. Shaw, J. Kim, and W. J. Dally. 2013. A detailed and flexible cycle-accurate Network-on-Chip simulator. In ISPASS.","journal-title":"J. Dally."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"G. Passas M. Katevenis and D. Pnevmatikatos. 2012. Crossbar NoCs Are Scalable Beyond 100 Nodes. IEEE TCAD (2012).  G. Passas M. Katevenis and D. Pnevmatikatos. 2012. Crossbar NoCs Are Scalable Beyond 100 Nodes. IEEE TCAD (2012).","DOI":"10.1109\/TCAD.2011.2176730"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"I. Perez E. Vallejo and R. Beivide. 2018. Efficient Router Bypass via Hybrid Flow Control. In NoCArc.  I. Perez E. Vallejo and R. Beivide. 2018. Efficient Router Bypass via Hybrid Flow Control. In NoCArc .","DOI":"10.1109\/NOCARC.2018.8541147"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"K. Sewell R. G. Dreslinski T. Manville S. Satpathy N. Pinckney G. Blake M. Cieslak R. Das T. F. Wenisch D. Sylvester D. Blaauw and T. Mudge. 2012. Swizzle-Switch Networks for Many-Core Systems. IEEE Journal on Emerging and Selected Topics in Circuits and Systems (2012).  K. Sewell R. G. Dreslinski T. Manville S. Satpathy N. Pinckney G. Blake M. Cieslak R. Das T. F. Wenisch D. Sylvester D. Blaauw and T. Mudge. 2012. Swizzle-Switch Networks for Many-Core Systems. IEEE Journal on Emerging and Selected Topics in Circuits and Systems (2012).","DOI":"10.1109\/JETCAS.2012.2193936"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"B. Towles J. P. Grossman B. Greskamp and D. E. Shaw. 2014. Unifying On-chip and Inter-node Switching Within the Anton 2 Network. In ISCA.  B. Towles J. P. Grossman B. Greskamp and D. E. Shaw. 2014. Unifying On-chip and Inter-node Switching Within the Anton 2 Network. In ISCA .","DOI":"10.1109\/ISCA.2014.6853238"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465436"},{"volume-title":"Task Mapping on SMART NoC. In DAC'17","author":"Yang L.","key":"e_1_3_2_1_24_1","unstructured":"L. Yang , W. Liu , P. Chen , N. Guan , and M. Li . 2017 . Task Mapping on SMART NoC. In DAC'17 . L. Yang, W. Liu, P. Chen, N. Guan, and M. Li. 2017. Task Mapping on SMART NoC. In DAC'17."}],"event":{"name":"NOCS '19: International Symposium on Networks-on-Chip","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE Circuits and Systems Society","IEEE-CEDA"],"location":"New York New York","acronym":"NOCS '19"},"container-title":["Proceedings of the 13th IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3313231.3352364","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3313231.3352364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:00Z","timestamp":1750204440000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3313231.3352364"}},"subtitle":["reducing cost and improving efficiency of multi-hop bypass in NoC routers"],"short-title":[],"issued":{"date-parts":[[2019,10,17]]},"references-count":24,"alternative-id":["10.1145\/3313231.3352364","10.1145\/3313231"],"URL":"https:\/\/doi.org\/10.1145\/3313231.3352364","relation":{},"subject":[],"published":{"date-parts":[[2019,10,17]]},"assertion":[{"value":"2019-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}