{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T16:21:07Z","timestamp":1764433267369,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,17]],"date-time":"2019-10-17T00:00:00Z","timestamp":1571270400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,17]]},"DOI":"10.1145\/3313231.3352375","type":"proceedings-article","created":{"date-parts":[[2019,9,26]],"date-time":"2019-09-26T12:17:48Z","timestamp":1569500268000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Analyzing networks-on-chip based deep neural networks"],"prefix":"10.1145","author":[{"given":"Giuseppe","family":"Ascia","sequence":"first","affiliation":[{"name":"University of Catania, Catania, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincenzo","family":"Catania","sequence":"additional","affiliation":[{"name":"University of Catania, Catania, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salvatore","family":"Monteleone","sequence":"additional","affiliation":[{"name":"University of Catania, Catania, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[{"name":"University of Catania, Catania, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Patti","sequence":"additional","affiliation":[{"name":"University of Catania, Catania, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Jose","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2016.2592330"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"e_1_3_2_1_4_1","first-page":"6","article-title":"XNOR Neural Engine","volume":"21","author":"Conti Francesco","year":"2018","unstructured":"Francesco Conti , Pasquale Davide Schiavone , and Luca Benini . 2018 . XNOR Neural Engine : A Hardware Accelerator IP for 21 . 6 -fJ\/op Binary Neural Network Inference. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 11 (Nov 2018), 2940--2951. Francesco Conti, Pasquale Davide Schiavone, and Luca Benini. 2018. XNOR Neural Engine: A Hardware Accelerator IP for 21.6-fJ\/op Binary Neural Network Inference. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 11 (Nov 2018), 2940--2951.","journal-title":"A Hardware Accelerator IP for"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"e_1_3_2_1_6_1","volume-title":"Network-on-Chip Architectures for Neural Networks. In ACM\/IEEE International Symposium on Networks-on-Chip. IEEE, -, 135--144","author":"Vainbrand Dmitri","year":"2010","unstructured":"Dmitri Vainbrand and Ran Ginosar . 2010 . Network-on-Chip Architectures for Neural Networks. In ACM\/IEEE International Symposium on Networks-on-Chip. IEEE, -, 135--144 . Dmitri Vainbrand and Ran Ginosar. 2010. Network-on-Chip Architectures for Neural Networks. In ACM\/IEEE International Symposium on Networks-on-Chip. IEEE, -, 135--144."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898003"},{"key":"e_1_3_2_1_8_1","volume-title":"Learn-to-Scale: Parallelizing Deep Learning Inference on Chip Multiprocessor Architecture. In IEEE\/ACM Proceedings of Design, Automation and Test in Europe conference (DATE). IEEE, -, 1172--1177","author":"Zou Kaiwei","year":"2019","unstructured":"Kaiwei Zou , Ying Wang , Huawei Li , and Xiaowei Li . 2019 . Learn-to-Scale: Parallelizing Deep Learning Inference on Chip Multiprocessor Architecture. In IEEE\/ACM Proceedings of Design, Automation and Test in Europe conference (DATE). IEEE, -, 1172--1177 . Kaiwei Zou, Ying Wang, Huawei Li, and Xiaowei Li. 2019. Learn-to-Scale: Parallelizing Deep Learning Inference on Chip Multiprocessor Architecture. In IEEE\/ACM Proceedings of Design, Automation and Test in Europe conference (DATE). IEEE, -, 1172--1177."}],"event":{"name":"NOCS '19: International Symposium on Networks-on-Chip","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE Circuits and Systems Society","IEEE-CEDA"],"location":"New York New York","acronym":"NOCS '19"},"container-title":["Proceedings of the 13th IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3313231.3352375","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3313231.3352375","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:00Z","timestamp":1750204440000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3313231.3352375"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,17]]},"references-count":8,"alternative-id":["10.1145\/3313231.3352375","10.1145\/3313231"],"URL":"https:\/\/doi.org\/10.1145\/3313231.3352375","relation":{},"subject":[],"published":{"date-parts":[[2019,10,17]]},"assertion":[{"value":"2019-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}