{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,23]],"date-time":"2026-09-23T17:16:24Z","timestamp":1790183784678,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,17]],"date-time":"2019-10-17T00:00:00Z","timestamp":1571270400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 108-2218-E-110-010"],"award-info":[{"award-number":["MOST 108-2218-E-110-010"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,17]]},"DOI":"10.1145\/3313231.3352376","type":"proceedings-article","created":{"date-parts":[[2019,9,26]],"date-time":"2019-09-26T12:17:48Z","timestamp":1569500268000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":63,"title":["NoC-based DNN accelerator"],"prefix":"10.1145","author":[{"given":"Kun-Chih (Jimmy)","family":"Chen","sequence":"first","affiliation":[{"name":"National Sun Yat-sen University, Kaohsiung, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masoumeh","family":"Ebrahimi","sequence":"additional","affiliation":[{"name":"KTH Royal Institute of Technology, Stockholm, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ting-Yi","family":"Wang","sequence":"additional","affiliation":[{"name":"National Sun Yat-sen University, Kaohsiung, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuch-Chi","family":"Yang","sequence":"additional","affiliation":[{"name":"National Sun Yat-sen University, Kaohsiung, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"03385","article-title":"Deep residual learning for image recognition","volume":"1512","author":"He K.","year":"2015","unstructured":"K. He , X. Zhang , S. Ren , and J. Sun , \" Deep residual learning for image recognition ,\" CoRR , vol. abs\/ 1512 . 03385 , 2015 . K. He, X. Zhang, S. Ren, and J. Sun, \"Deep residual learning for image recognition,\" CoRR, vol. abs\/1512.03385, 2015.","journal-title":"CoRR"},{"key":"e_1_3_2_1_2_1","first-page":"1790","volume-title":"Deep convolutional neural network for image deconvolution,\" in Advances in neural information processing systems","author":"Xu L.","year":"2014","unstructured":"L. Xu , J. S. Ren , C. Liu , and J. Jia , \" Deep convolutional neural network for image deconvolution,\" in Advances in neural information processing systems , 2014 , pp. 1790 -- 1798 . L. Xu, J. S. Ren, C. Liu, and J. Jia, \"Deep convolutional neural network for image deconvolution,\" in Advances in neural information processing systems, 2014, pp. 1790--1798."},{"key":"e_1_3_2_1_3_1","first-page":"1097","volume-title":"NIPS'12","author":"Krizhevsky A.","year":"2012","unstructured":"A. Krizhevsky , I. Sutskever , and G. E. Hinton , \" Imagenet classification with deep convolutional neural networks,\" in Proceedings of the 25th International Conference on Neural Information Processing Systems - Volume 1, ser . NIPS'12 , 2012 , pp. 1097 -- 1105 . A. Krizhevsky, I. Sutskever, and G. E. Hinton, \"Imagenet classification with deep convolutional neural networks,\" in Proceedings of the 25th International Conference on Neural Information Processing Systems - Volume 1, ser. NIPS'12, 2012, pp. 1097--1105."},{"key":"e_1_3_2_1_4_1","first-page":"1556","article-title":"Very deep convolutional networks for large-scale image recognition","volume":"1409","author":"Simonyan K.","year":"2014","unstructured":"K. Simonyan and A. Zisserman , \" Very deep convolutional networks for large-scale image recognition ,\" CoRR , vol. abs\/ 1409 . 1556 , 2014 . K. Simonyan and A. Zisserman, \"Very deep convolutional networks for large-scale image recognition,\" CoRR, vol. abs\/1409.1556, 2014.","journal-title":"CoRR"},{"key":"e_1_3_2_1_5_1","first-page":"00149","article-title":"Deep compression: Compressing deep neural network with pruning, trained quantization and huffman coding","volume":"1510","author":"Han S.","year":"2015","unstructured":"S. Han , H. Mao , and W. J. Dally , \" Deep compression: Compressing deep neural network with pruning, trained quantization and huffman coding ,\" CoRR , vol. abs\/ 1510 . 00149 , 2015 . S. Han, H. Mao, and W. J. Dally, \"Deep compression: Compressing deep neural network with pruning, trained quantization and huffman coding,\" CoRR, vol. abs\/1510.00149, 2015.","journal-title":"CoRR"},{"key":"e_1_3_2_1_6_1","volume-title":"Improving the speed of neural networks on cpus","author":"Vanhoucke V.","year":"2011","unstructured":"V. Vanhoucke and M. Z. Mao , \" Improving the speed of neural networks on cpus ,\" 2011 . V. Vanhoucke and M. Z. Mao, \"Improving the speed of neural networks on cpus,\" 2011."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"e_1_3_2_1_8_1","first-page":"1","article-title":"High-performance fpga-based cnn accelerator with block-floating-point arithmetic","author":"Lian X.","year":"2019","unstructured":"X. Lian , Z. Liu , Z. Song , J. Dai , W. Zhou , and X. Ji , \" High-performance fpga-based cnn accelerator with block-floating-point arithmetic ,\" IEEE Transactions on Very Large Scale Integration (VLSI) Systems , pp. 1 -- 12 , 2019 . X. Lian, Z. Liu, Z. Song, J. Dai, W. Zhou, and X. Ji, \"High-performance fpga-based cnn accelerator with block-floating-point arithmetic,\" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 1--12, 2019.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259038"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.289"},{"key":"e_1_3_2_1_11_1","first-page":"559","volume-title":"Cupan-high throughput on-chip interconnection for neural networks,\" in Neural Information Processing","author":"Yasoubi A.","year":"2015","unstructured":"A. Yasoubi , R. Hojabr , H. Takshi , M. Modarressi , and M. Daneshtalab , \" Cupan-high throughput on-chip interconnection for neural networks,\" in Neural Information Processing , S. Arik, T. Huang, W. K. Lai, and Q. Liu, Eds. Cham: Springer International Publishing , 2015 , pp. 559 -- 566 . A. Yasoubi, R. Hojabr, H. Takshi, M. Modarressi, and M. Daneshtalab, \"Cupan-high throughput on-chip interconnection for neural networks,\" in Neural Information Processing, S. Arik, T. Huang, W. K. Lai, and Q. Liu, Eds. Cham: Springer International Publishing, 2015, pp. 559--566."},{"key":"e_1_3_2_1_12_1","volume-title":"Eyeriss v2: A Flexible and High-Performance Accelerator for Emerging Deep Neural Networks,\" arXiv e-prints","author":"Chen Y.-H.","year":"1807","unstructured":"Y.-H. Chen , J. Emer , and V. Sze , \" Eyeriss v2: A Flexible and High-Performance Accelerator for Emerging Deep Neural Networks,\" arXiv e-prints , p. arXiv: 1807 .07928, Jul 2018. Y.-H. Chen, J. Emer, and V. Sze, \"Eyeriss v2: A Flexible and High-Performance Accelerator for Emerging Deep Neural Networks,\" arXiv e-prints, p. arXiv:1807.07928, Jul 2018."},{"key":"e_1_3_2_1_13_1","first-page":"141","volume-title":"Jan 2018","author":"Liu X.","unstructured":"X. Liu , W. Wen , X. Qian , H. Li , and Y. Chen , \" Neu-noc: A high-efficient interconnection network for accelerated neuromorphic systems,\" in 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC) , Jan 2018 , pp. 141 -- 146 . X. Liu, W. Wen, X. Qian, H. Li, and Y. Chen, \"Neu-noc: A high-efficient interconnection network for accelerated neuromorphic systems,\" in 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), Jan 2018, pp. 141--146."},{"key":"e_1_3_2_1_14_1","volume-title":"HC29","author":"Wolford B.","year":"2017","unstructured":"B. Wolford , T. Speier , and D. Bhandarkar , \" Qualcomm centriq 2400 processor,\" in Hot Chips: A Symposium on High Performance Chips, ser . HC29 , 2017 . B. Wolford, T. Speier, and D. Bhandarkar, \"Qualcomm centriq 2400 processor,\" in Hot Chips: A Symposium on High Performance Chips, ser. HC29, 2017."},{"key":"e_1_3_2_1_15_1","volume-title":"Intel Xeon Phi Processor High Performance Programming","author":"Jeffers J.","year":"2016","unstructured":"J. Jeffers , J. Reinders , and A. Sodani , Intel Xeon Phi Processor High Performance Programming , 1 st ed. Cambridge, MA, USA : Morgan Kaufmann , 2016 . J. Jeffers, J. Reinders, and A. Sodani, Intel Xeon Phi Processor High Performance Programming, 1st ed. Cambridge, MA, USA: Morgan Kaufmann, 2016.","edition":"1"},{"key":"e_1_3_2_1_16_1","unstructured":"J. Dai Y. Wang X. Qiu and D. D. et al. (2017) Bigdl: A distributed deep learning framework for big data.  J. Dai Y. Wang X. Qiu and D. D. et al. (2017) Bigdl: A distributed deep learning framework for big data."},{"key":"e_1_3_2_1_17_1","first-page":"04343","article-title":"Caffe con troll: Shallow ideas to speed up deep learning","volume":"1504","author":"Abuzaid F.","year":"2015","unstructured":"F. Abuzaid , S. Hadjis , C. Zhang , and C. R\u00e9 , \" Caffe con troll: Shallow ideas to speed up deep learning ,\" CoRR , vol. abs\/ 1504 . 04343 , 2015 . F. Abuzaid, S. Hadjis, C. Zhang, and C. R\u00e9, \"Caffe con troll: Shallow ideas to speed up deep learning,\" CoRR, vol. abs\/1504.04343, 2015.","journal-title":"CoRR"},{"key":"e_1_3_2_1_18_1","first-page":"7","volume-title":"EDTM'18","author":"Baji T.","year":"2018","unstructured":"T. Baji , \"Evolution of the gpu device widely used in ai and massive parallel processing,\" in IEEE 2nd Electron Devices Technology and Manufacturing Conference, ser . EDTM'18 , 2018 , pp. 7 -- 9 . T. Baji, \"Evolution of the gpu device widely used in ai and massive parallel processing,\" in IEEE 2nd Electron Devices Technology and Manufacturing Conference, ser. EDTM'18, 2018, pp. 7--9."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00500-017-2786-1"},{"key":"e_1_3_2_1_20_1","volume-title":"ICCV'09","author":"Farabet C.","year":"2009","unstructured":"C. Farabet , C. Poulet , and Y. LeCun , \" An fpga-based stream processor for embedded real-time vision with convolutional networks,\" in IEEE 12th International Conference on Computer Vision Workshops, ser . ICCV'09 , 2009 . C. Farabet, C. Poulet, and Y. LeCun, \"An fpga-based stream processor for embedded real-time vision with convolutional networks,\" in IEEE 12th International Conference on Computer Vision Workshops, ser. ICCV'09, 2009."},{"key":"e_1_3_2_1_21_1","first-page":"02551","article-title":"Deep learning with limited numerical precision","volume":"1502","author":"Gupta S.","year":"2015","unstructured":"S. Gupta , A. Agrawal , K. Gopalakrishnan , and P. Narayanan , \" Deep learning with limited numerical precision ,\" CoRR , vol. abs\/ 1502 . 02551 , 2015 . S. Gupta, A. Agrawal, K. Gopalakrishnan, and P. Narayanan, \"Deep learning with limited numerical precision,\" CoRR, vol. abs\/1502.02551, 2015.","journal-title":"CoRR"},{"key":"e_1_3_2_1_22_1","first-page":"2","volume-title":"VLSI-Circuits'16","author":"Moons B.","year":"2016","unstructured":"B. Moons and M. Verhelst , \" A 0.3\u00e2\u0102\u015e2.6 tops\/w precision-scalable processor for real-time large-scale convnets,\" in IEEE Symposium on VLSI Circuits, ser . VLSI-Circuits'16 , 2016 , p. 2 . B. Moons and M. Verhelst, \"A 0.3\u00e2\u0102\u015e2.6 tops\/w precision-scalable processor for real-time large-scale convnets,\" in IEEE Symposium on VLSI Circuits, ser. VLSI-Circuits'16, 2016, p. 2."},{"key":"e_1_3_2_1_23_1","first-page":"2","volume-title":"VLSI-Circuits'17","author":"Yin S.","year":"2017","unstructured":"S. Yin , P. Ouyang , and S. Tang , \" A 1.06-to-5.09 tops\/w reconfigurable hybrid-neural-network processor for deep learning applications,\" in IEEE Symposium on VLSI Circuits, ser . VLSI-Circuits'17 , 2017 , p. 2 . S. Yin, P. Ouyang, and S. Tang, \"A 1.06-to-5.09 tops\/w reconfigurable hybrid-neural-network processor for deep learning applications,\" in IEEE Symposium on VLSI Circuits, ser. VLSI-Circuits'17, 2017, p. 2."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.28"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"T. Chen Z. Du N. Sun J. Wang C. Wu Y. Chen and O. Temam \"Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning \" in Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems ser. ASPLOS '14 2014 pp. 269--284.  T. Chen Z. Du N. Sun J. Wang C. Wu Y. Chen and O. Temam \"Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning \" in Proceedings of the 19th International Conference on Architectural Support for Programming Languages and Operating Systems ser. ASPLOS '14 2014 pp. 269--284.","DOI":"10.1145\/2541940.2541967"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2574353"},{"key":"e_1_3_2_1_27_1","first-page":"92","volume-title":"June 2015","author":"Du Z.","unstructured":"Z. Du , R. Fasthuber , T. Chen , P. Ienne , L. Li , T. Luo , X. Feng , Y. Chen , and O. Temam , \" Shidiannao: Shifting vision processing closer to the sensor,\" in 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA) , June 2015 , pp. 92 -- 104 . Z. Du, R. Fasthuber, T. Chen, P. Ienne, L. Li, T. Luo, X. Feng, Y. Chen, and O. Temam, \"Shidiannao: Shifting vision processing closer to the sensor,\" in 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA), June 2015, pp. 92--104."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694358"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778281"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2615051"},{"key":"e_1_3_2_1_32_1","first-page":"01507","article-title":"Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural networks","volume":"1712","author":"Sharma H.","year":"2017","unstructured":"H. Sharma , J. Park , N. Suda , L. Lai , B. Chau , J. K. Kim , V. Chandra , and H. Esmaeilzadeh , \" Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural networks ,\" CoRR , vol. abs\/ 1712 . 01507 , 2017 . H. Sharma, J. Park, N. Suda, L. Lai, B. Chau, J. K. Kim, V. Chandra, and H. Esmaeilzadeh, \"Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural networks,\" CoRR, vol. abs\/1712.01507, 2017.","journal-title":"CoRR"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2953878"},{"key":"e_1_3_2_1_34_1","first-page":"86","volume-title":"April 2013","author":"Becker D. U.","unstructured":"D. U. Becker , G. Michelogiannakis , J. Balfour , B. Towles , D. E. Shaw , J. Kim , and W. J. Dally , \" A detailed and flexible cycle-accurate network-on-chip simulator,\" in 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) , April 2013 , pp. 86 -- 96 . D. U. Becker, G. Michelogiannakis, J. Balfour, B. Towles, D. E. Shaw, J. Kim, and W. J. Dally, \"A detailed and flexible cycle-accurate network-on-chip simulator,\" in 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2013, pp. 86--96."},{"key":"e_1_3_2_1_35_1","unstructured":"A. V. de Mello \"Atlas-an environment for noc generation and evaluation \" 2011.  A. V. de Mello \"Atlas-an environment for noc generation and evaluation \" 2011."},{"key":"e_1_3_2_1_36_1","volume-title":"et al., \"Gan playground - experiment with gan in your browser","author":"R.","year":"2017","unstructured":"R. N. et al., \"Gan playground - experiment with gan in your browser ,\" 2017 . R. N. et al., \"Gan playground - experiment with gan in your browser,\" 2017."},{"key":"e_1_3_2_1_37_1","volume-title":"A neural network playground - tensorflow","author":"Smilkov D.","year":"2017","unstructured":"D. Smilkov and S. Carter , \" A neural network playground - tensorflow ,\" 2017 . D. Smilkov and S. Carter, \"A neural network playground - tensorflow,\" 2017."},{"key":"e_1_3_2_1_38_1","first-page":"1","volume-title":"Oct 2018","author":"Chen K. J.","unstructured":"K. J. Chen and T. Wang , \" Nn-noxim: High-level cycle-accurate noc-based neural networks simulator,\" in 2018 11th International Workshop on Network on Chip Architectures (NoCArc) , Oct 2018 , pp. 1 -- 5 . K. J. Chen and T. Wang, \"Nn-noxim: High-level cycle-accurate noc-based neural networks simulator,\" in 2018 11th International Workshop on Network on Chip Architectures (NoCArc), Oct 2018, pp. 1--5."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3312614.3312655"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.11.009"},{"key":"e_1_3_2_1_41_1","first-page":"147","volume-title":"Jan 2018","author":"Huang L.","unstructured":"L. Huang , S. Chen , Q. Wu , M. Ebrahimi , J. Wang , S. Jiang , and Q. Li , \" A lifetime-aware mapping algorithm to extend mttf of networks-on-chip,\" in 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC) , Jan 2018 , pp. 147 -- 152 . L. Huang, S. Chen, Q. Wu, M. Ebrahimi, J. Wang, S. Jiang, and Q. Li, \"A lifetime-aware mapping algorithm to extend mttf of networks-on-chip,\" in 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), Jan 2018, pp. 147--152."},{"key":"e_1_3_2_1_42_1","first-page":"1","volume-title":"June 2015","author":"Firuzan A.","unstructured":"A. Firuzan , M. Modarressi , and M. Daneshtalab , \" Reconfigurable communication fabric for efficient implementation of neural networks,\" in 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) , June 2015 , pp. 1 -- 8 . A. Firuzan, M. Modarressi, and M. Daneshtalab, \"Reconfigurable communication fabric for efficient implementation of neural networks,\" in 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), June 2015, pp. 1--8."},{"key":"e_1_3_2_1_43_1","volume-title":"Routing Algorithms in Networks-on-Chip","author":"Palesi M.","year":"2013","unstructured":"M. Palesi and M. Daneshtalab , Routing Algorithms in Networks-on-Chip . Springer Publishing Company, Inc orporated, 2013 . M. Palesi and M. Daneshtalab, Routing Algorithms in Networks-on-Chip. Springer Publishing Company, Incorporated, 2013."},{"key":"e_1_3_2_1_44_1","first-page":"19","volume-title":"May 2012","author":"Ebrahimi M.","unstructured":"M. Ebrahimi , M. Daneshtalab , F. Farahnakian , J. Plosila , P. Liljeberg , M. Palesi , and H. Tenhunen , \" Haraq: Congestion-aware learning model for highly adaptive routing algorithm in on-chip networks,\" in 2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip , May 2012 , pp. 19 -- 26 . M. Ebrahimi, M. Daneshtalab, F. Farahnakian, J. Plosila, P. Liljeberg, M. Palesi, and H. Tenhunen, \"Haraq: Congestion-aware learning model for highly adaptive routing algorithm in on-chip networks,\" in 2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip, May 2012, pp. 19--26."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3130218.3130230"},{"key":"e_1_3_2_1_46_1","first-page":"92","volume-title":"Evaluation of pooling operations in convolutional architectures for object recognition,\" in International conference on artificial neural networks","author":"Scherer D.","year":"2010","unstructured":"D. Scherer , A. M\u00fcller , and S. Behnke , \" Evaluation of pooling operations in convolutional architectures for object recognition,\" in International conference on artificial neural networks . Springer , 2010 , pp. 92 -- 101 . D. Scherer, A. M\u00fcller, and S. Behnke, \"Evaluation of pooling operations in convolutional architectures for object recognition,\" in International conference on artificial neural networks. Springer, 2010, pp. 92--101."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"e_1_3_2_1_48_1","first-page":"703","volume-title":"June 2017","author":"Ebrahimi M.","unstructured":"M. Ebrahimi and M. Daneshtalab , \" Ebda: A new theory on design and verification of deadlock-free interconnection networks,\" in 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA) , June 2017 , pp. 703 -- 715 . M. Ebrahimi and M. Daneshtalab, \"Ebda: A new theory on design and verification of deadlock-free interconnection networks,\" in 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA), June 2017, pp. 703--715."},{"key":"e_1_3_2_1_49_1","first-page":"396","volume-title":"Handwritten digit recognition with a back-propagation network,\" in Advances in neural information processing systems","author":"LeCun Y.","year":"1990","unstructured":"Y. LeCun , B. E. Boser , J. S. Denker , D. Henderson , R. E. Howard , W. E. Hubbard , and L. D. Jackel , \" Handwritten digit recognition with a back-propagation network,\" in Advances in neural information processing systems , 1990 , pp. 396 -- 404 . Y. LeCun, B. E. Boser, J. S. Denker, D. Henderson, R. E. Howard, W. E. Hubbard, and L. D. Jackel, \"Handwritten digit recognition with a back-propagation network,\" in Advances in neural information processing systems, 1990, pp. 396--404."},{"key":"e_1_3_2_1_50_1","first-page":"04861","article-title":"Mobilenets: Efficient convolutional neural networks for mobile vision applications","volume":"1704","author":"Howard A. G.","year":"2017","unstructured":"A. G. Howard , M. Zhu , B. Chen , D. Kalenichenko , W. Wang , T. Weyand , M. Andreetto , and H. Adam , \" Mobilenets: Efficient convolutional neural networks for mobile vision applications ,\" CoRR , vol. abs\/ 1704 . 04861 , 2017 . A. G. Howard, M. Zhu, B. Chen, D. Kalenichenko, W. Wang, T. Weyand, M. Andreetto, and H. Adam, \"Mobilenets: Efficient convolutional neural networks for mobile vision applications,\" CoRR, vol. abs\/1704.04861, 2017.","journal-title":"CoRR"},{"key":"e_1_3_2_1_51_1","first-page":"1","volume-title":"NOCS '18","author":"Giri D.","year":"2018","unstructured":"D. Giri , P. Mantovani , and L. P. Carloni , \" Noc-based support of heterogeneous cache-coherence models for accelerators,\" in Proceedings of the Twelfth IEEE\/ACM International Symposium on Networks-on-Chip, ser . NOCS '18 , 2018 , pp. 1: 1 -- 1 :8. D. Giri, P. Mantovani, and L. P. Carloni, \"Noc-based support of heterogeneous cache-coherence models for accelerators,\" in Proceedings of the Twelfth IEEE\/ACM International Symposium on Networks-on-Chip, ser. NOCS '18, 2018, pp. 1:1--1:8."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.38"}],"event":{"name":"NOCS '19: International Symposium on Networks-on-Chip","location":"New York New York","acronym":"NOCS '19","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE Circuits and Systems Society","IEEE-CEDA"]},"container-title":["Proceedings of the 13th IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3313231.3352376","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3313231.3352376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:00Z","timestamp":1750204440000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3313231.3352376"}},"subtitle":["a future design paradigm"],"short-title":[],"issued":{"date-parts":[[2019,10,17]]},"references-count":52,"alternative-id":["10.1145\/3313231.3352376","10.1145\/3313231"],"URL":"https:\/\/doi.org\/10.1145\/3313231.3352376","relation":{},"subject":[],"published":{"date-parts":[[2019,10,17]]},"assertion":[{"value":"2019-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}