{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T10:24:10Z","timestamp":1771064650797,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,10,17]],"date-time":"2019-10-17T00:00:00Z","timestamp":1571270400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,17]]},"DOI":"10.1145\/3313231.3352380","type":"proceedings-article","created":{"date-parts":[[2019,9,26]],"date-time":"2019-09-26T12:17:48Z","timestamp":1569500268000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["3D NoCs with active interposer for multi-die systems"],"prefix":"10.1145","author":[{"given":"Vasil","family":"Pano","sequence":"first","affiliation":[{"name":"Drexel University"}]},{"given":"Ragh","family":"Kuttappa","sequence":"additional","affiliation":[{"name":"Drexel University"}]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[{"name":"Drexel University"}]}],"member":"320","published-online":{"date-parts":[[2019,10,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"e_1_3_2_1_2_1","first-page":"320","volume-title":"MCM-GPU: Multi-chip-module GPUs for Continued Performance Scalability,\" in Proceedings of the ACM\/IEEE International Symposium on Computer Architecture (ISCA)","author":"Arunkumar A.","year":"2017","unstructured":"A. Arunkumar , E. Bolotin , B. Cho , U. Milic , E. Ebrahimi , O. Villa , A. Jaleel , C. Wu , and D. Nellans , \" MCM-GPU: Multi-chip-module GPUs for Continued Performance Scalability,\" in Proceedings of the ACM\/IEEE International Symposium on Computer Architecture (ISCA) , pp. 320 -- 332 , June 2017 . A. Arunkumar, E. Bolotin, B. Cho, U. Milic, E. Ebrahimi, O. Villa, A. Jaleel, C. Wu, and D. Nellans, \"MCM-GPU: Multi-chip-module GPUs for Continued Performance Scalability,\" in Proceedings of the ACM\/IEEE International Symposium on Computer Architecture (ISCA), pp. 320--332, June 2017."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310173"},{"key":"e_1_3_2_1_4_1","first-page":"557","volume-title":"Proceedings of IEEE Electronic Components and Technology Conference (ECTC)","author":"Mahajan R.","year":"2016","unstructured":"R. Mahajan A High Density , High Bandwidth Packaging Interconnect,\" in Proceedings of IEEE Electronic Components and Technology Conference (ECTC) , pp. 557 -- 565 , May 2016 . R. Mahajan et al., \"Embedded Multi-die Interconnect Bridge (EMIB) - A High Density, High Bandwidth Packaging Interconnect,\" in Proceedings of IEEE Electronic Components and Technology Conference (ECTC), pp. 557--565, May 2016."},{"key":"e_1_3_2_1_5_1","first-page":"458","article-title":"NoC Architectures for Silicon Interposer Systems","author":"Jerger N. E.","year":"2014","unstructured":"N. E. Jerger , A. Kannan , Z. Li , and G. H. Loh , \" NoC Architectures for Silicon Interposer Systems ,\" in Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO) , pp. 458 -- 470 , December 2014 . N. E. Jerger, A. Kannan, Z. Li, and G. H. Loh, \"NoC Architectures for Silicon Interposer Systems,\" in Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 458--470, December 2014.","journal-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"key":"e_1_3_2_1_6_1","volume-title":"https:\/\/spectrum.ieee.org\/tech-talk\/semiconductors\/processors\/intel-shows-off-chip-packaging-powers","year":"2019","unstructured":"Intel Foveros Interconnect. https:\/\/spectrum.ieee.org\/tech-talk\/semiconductors\/processors\/intel-shows-off-chip-packaging-powers , 2019 . Intel Foveros Interconnect. https:\/\/spectrum.ieee.org\/tech-talk\/semiconductors\/processors\/intel-shows-off-chip-packaging-powers, 2019."},{"key":"e_1_3_2_1_7_1","volume-title":"https:\/\/www.exascaleproject.org\/","author":"U.S. Department of Energy.","year":"2018","unstructured":"U.S. Department of Energy. https:\/\/www.exascaleproject.org\/ , 2018 . U.S. Department of Energy. https:\/\/www.exascaleproject.org\/, 2018."},{"key":"e_1_3_2_1_8_1","volume-title":"https:\/\/www.marvell.com\/architecture\/mochi\/","author":"Marvell Corp.","year":"2018","unstructured":"Marvell Corp. https:\/\/www.marvell.com\/architecture\/mochi\/ , 2018 . Marvell Corp. https:\/\/www.marvell.com\/architecture\/mochi\/, 2018."},{"key":"e_1_3_2_1_9_1","volume-title":"August","author":"Vivet P.","year":"2015","unstructured":"P. Vivet , C. Bernard , F. Clermidy , D. Dutoit , E. Guthmuller , I. Panad\u00e8s , G. Pillonnet , Y. Thonnart , A. Garnier , D. Lattard , A. Jouve , F. Bana , T. Mourier , and S. Ch\u00e9ramy , \" 3D Advanced Integration Technology for Heterogeneous Systems,\" in Proceedings of the International 3D Systems Integration Conference (3DIC) , August 2015 . P. Vivet, C. Bernard, F. Clermidy, D. Dutoit, E. Guthmuller, I. Panad\u00e8s, G. Pillonnet, Y. Thonnart, A. Garnier, D. Lattard, A. Jouve, F. Bana, T. Mourier, and S. Ch\u00e9ramy, \"3D Advanced Integration Technology for Heterogeneous Systems,\" in Proceedings of the International 3D Systems Integration Conference (3DIC), August 2015."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"e_1_3_2_1_11_1","first-page":"1","article-title":"A cross-layer methodology for design and optimization of networks in 2.5d systems","author":"Coskun A.","year":"2018","unstructured":"A. Coskun , F. Eris , A. Joshi , A. B. Kahng , Y. Ma , and V. Srinivas , \" A cross-layer methodology for design and optimization of networks in 2.5d systems ,\" in Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) , pp. 1 -- 8 , November 2018 . A. Coskun, F. Eris, A. Joshi, A. B. Kahng, Y. Ma, and V. Srinivas, \"A cross-layer methodology for design and optimization of networks in 2.5d systems,\" in Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1--8, November 2018.","journal-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"e_1_3_2_1_12_1","first-page":"726","volume-title":"Modular Routing Design for Chiplet-Based Systems,\" in Proceedings of the ACM\/IEEE International Symposium on Computer Architecture (ISCA)","author":"Yin J.","year":"2018","unstructured":"J. Yin , Z. Lin , O. Kayiran , M. Poremba , M. S. B. Altaf , N. E. Jerger , and G. H. Loh , \" Modular Routing Design for Chiplet-Based Systems,\" in Proceedings of the ACM\/IEEE International Symposium on Computer Architecture (ISCA) , pp. 726 -- 738 , June 2018 . J. Yin, Z. Lin, O. Kayiran, M. Poremba, M. S. B. Altaf, N. E. Jerger, and G. H. Loh, \"Modular Routing Design for Chiplet-Based Systems,\" in Proceedings of the ACM\/IEEE International Symposium on Computer Architecture (ISCA), pp. 726--738, June 2018."},{"key":"e_1_3_2_1_13_1","first-page":"1","volume-title":"Robust low power clock synchronization for multi-die systems,\" in Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED)","author":"Kuttappa R.","year":"2019","unstructured":"R. Kuttappa , B. Taskin , S. Lerner , V. Pano , and I. Savidis , \" Robust low power clock synchronization for multi-die systems,\" in Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED) , pp. 1 -- 6 , July 2019 . R. Kuttappa, B. Taskin, S. Lerner, V. Pano, and I. Savidis, \"Robust low power clock synchronization for multi-die systems,\" in Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED), pp. 1--6, July 2019."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967614"},{"key":"e_1_3_2_1_15_1","first-page":"516","volume-title":"Automation Test in Europe Conference Exhibition (DATE)","author":"Narayan A.","year":"2019","unstructured":"A. Narayan , Y. Thonnart , P. Vivet , C. F. Tortolero , and A. K. Coskun , \" WAVES: Wavelength selection for power-efficient 2.5d-integrated photonic nocs,\" in Proceedings of the ACM\/IEEE Design , Automation Test in Europe Conference Exhibition (DATE) , pp. 516 -- 521 , March 2019 . A. Narayan, Y. Thonnart, P. Vivet, C. F. Tortolero, and A. K. Coskun, \"WAVES: Wavelength selection for power-efficient 2.5d-integrated photonic nocs,\" in Proceedings of the ACM\/IEEE Design, Automation Test in Europe Conference Exhibition (DATE), pp. 516--521, March 2019."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2611497"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.239"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323219"},{"key":"e_1_3_2_1_21_1","first-page":"1","article-title":"Vertical arbitration-free 3D NoCs","author":"More A.","year":"2017","unstructured":"A. More , V. Pano , and B. Taskin , \" Vertical arbitration-free 3D NoCs ,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) , pp. 1 -- 1 , October 2017 . A. More, V. Pano, and B. Taskin, \"Vertical arbitration-free 3D NoCs,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), pp. 1--1, October 2017.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_2_1_22_1","first-page":"201","article-title":"DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling","author":"Sun C.","year":"2012","unstructured":"C. Sun , C. O. Chen , G. Kurian , L. Wei , J. Miller , A. Agarwal , L. Peh , and V. Stojanovic , \" DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling ,\" in Proceedings of the IEEE\/ACM International Symposium on Networks-on-Chip (NoCs) , pp. 201 -- 210 , May 2012 . C. Sun, C. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal, L. Peh, and V. Stojanovic, \"DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling,\" in Proceedings of the IEEE\/ACM International Symposium on Networks-on-Chip (NoCs), pp. 201--210, May 2012.","journal-title":"Proceedings of the IEEE\/ACM International Symposium on Networks-on-Chip (NoCs)"}],"event":{"name":"NOCS '19: International Symposium on Networks-on-Chip","location":"New York New York","acronym":"NOCS '19","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE Circuits and Systems Society","IEEE-CEDA"]},"container-title":["Proceedings of the 13th IEEE\/ACM International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3313231.3352380","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3313231.3352380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:00Z","timestamp":1750204440000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3313231.3352380"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,17]]},"references-count":22,"alternative-id":["10.1145\/3313231.3352380","10.1145\/3313231"],"URL":"https:\/\/doi.org\/10.1145\/3313231.3352380","relation":{},"subject":[],"published":{"date-parts":[[2019,10,17]]},"assertion":[{"value":"2019-10-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}