{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T00:41:56Z","timestamp":1775868116911,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":5,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,8]],"date-time":"2019-06-08T00:00:00Z","timestamp":1559952000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,8]]},"DOI":"10.1145\/3314221.3314622","type":"proceedings-article","created":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T21:02:18Z","timestamp":1559941338000},"page":"1041-1053","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Verified compilation on a verified processor"],"prefix":"10.1145","author":[{"given":"Andreas","family":"L\u00f6\u00f6w","sequence":"first","affiliation":[{"name":"Chalmers University of Technology, Sweden"}]},{"given":"Ramana","family":"Kumar","sequence":"additional","affiliation":[{"name":"DeepMind, UK"}]},{"given":"Yong Kiam","family":"Tan","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, USA"}]},{"given":"Magnus O.","family":"Myreen","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology, Sweden"}]},{"given":"Michael","family":"Norrish","sequence":"additional","affiliation":[{"name":"Data61 at CSIRO, Australia \/ Australian National University, Australia"}]},{"given":"Oskar","family":"Abrahamsson","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology, Sweden"}]},{"given":"Anthony","family":"Fox","sequence":"additional","affiliation":[{"name":"ARM, UK"}]}],"member":"320","published-online":{"date-parts":[[2019,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IEEE Standard for System Verilog-Unified Hardware Design, Specification, and Verification Language","year":"1800","unstructured":"2018. IEEE Standard for System Verilog-Unified Hardware Design, Specification, and Verification Language . IEEE Std 1800 -2017 (Revision of IEEE Std 1800-2012) (2018). 2018. IEEE Standard for System Verilog-Unified Hardware Design, Specification, and Verification Language. IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012) (2018)."},{"key":"e_1_3_2_1_2_1","unstructured":"Eyad Alkassar Mark A. Hillebrand Dirk Leinenbach Norbert W. Schirmer and Artem Starostin. 2008. The Verisoft Approach to Systems Verification. In Verified Software: Theories Tools Experiments (VSTTE).   Eyad Alkassar Mark A. Hillebrand Dirk Leinenbach Norbert W. Schirmer and Artem Starostin. 2008. The Verisoft Approach to Systems Verification. In Verified Software: Theories Tools Experiments (VSTTE) ."},{"key":"e_1_3_2_1_3_1","article-title":"Position paper: the science of deep specification","volume":"375","author":"Appel Andrew W.","year":"2017","unstructured":"Andrew W. Appel , Lennart Beringer , Adam Chlipala , Benjamin C. Pierce , Zhong Shao , Stephanie Weirich , and Steve Zdancewic . 2017 . Position paper: the science of deep specification . Philosophical Transactions of the Royal Society of London A: Mathematical, Physical and Engineering Sciences 375 , 2104 (2017). Andrew W. Appel, Lennart Beringer, Adam Chlipala, Benjamin C. Pierce, Zhong Shao, Stephanie Weirich, and Steve Zdancewic. 2017. Position paper: the science of deep specification. Philosophical Transactions of the Royal Society of London A: Mathematical, Physical and Engineering Sciences 375, 2104 (2017).","journal-title":"Philosophical Transactions of the Royal Society of London A: Mathematical, Physical and Engineering Sciences"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/83471.83475"},{"key":"e_1_3_2_1_6_1","article-title":"Putting it all together - Formal verification of the VAMP","volume":"8","author":"Beyer Sven","year":"2006","unstructured":"Sven Beyer , Christian Jacobi , Daniel Kr\u00f6ning , Dirk Leinenbach , and Wolfgang J. Paul . 2006 . Putting it all together - Formal verification of the VAMP . International Journal on Software Tools for Technology Transfer (STTT) 8 , 4 (2006). Sven Beyer, Christian Jacobi, Daniel Kr\u00f6ning, Dirk Leinenbach, and Wolfgang J. Paul. 2006. Putting it all together - Formal verification of the VAMP. International Journal on Software Tools for Technology Transfer (STTT) 8, 4 (2006).","journal-title":"International Journal on Software Tools for Technology Transfer (STTT)"}],"event":{"name":"PLDI '19: 40th ACM SIGPLAN Conference on Programming Language Design and Implementation","location":"Phoenix AZ USA","acronym":"PLDI '19","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3314221.3314622","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3314221.3314622","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:22Z","timestamp":1750204402000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3314221.3314622"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,8]]},"references-count":5,"alternative-id":["10.1145\/3314221.3314622","10.1145\/3314221"],"URL":"https:\/\/doi.org\/10.1145\/3314221.3314622","relation":{},"subject":[],"published":{"date-parts":[[2019,6,8]]},"assertion":[{"value":"2019-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}