{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,21]],"date-time":"2025-09-21T18:20:00Z","timestamp":1758478800618,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,8]],"date-time":"2019-06-08T00:00:00Z","timestamp":1559952000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,8]]},"DOI":"10.1145\/3314221.3314653","type":"proceedings-article","created":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T21:02:18Z","timestamp":1559941338000},"page":"469-484","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Model-driven transformations for multi- and many-core CPUs"],"prefix":"10.1145","author":[{"given":"Martin","family":"Kong","sequence":"first","affiliation":[{"name":"Brookhaven National Laboratory, USA"}]},{"given":"Louis-No\u00ebl","family":"Pouchet","sequence":"additional","affiliation":[{"name":"Colorado State University, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,6,8]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/29873.29875"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389051"},{"key":"e_1_3_2_2_3_1","first-page":"225","volume-title":"Proceedings of the 22Nd Annual International Conference on Supercomputing (ICS '08)","author":"Baskaran Muthu Manikandan","unstructured":"Muthu Manikandan Baskaran , Uday Bondhugula , Sriram Krishnamoorthy , J. Ramanujam , Atanas Rountev , and P. Sadayappan . 2008. A Compiler Framework for Optimization of Affine Loop Nests for Gpgpus . In Proceedings of the 22Nd Annual International Conference on Supercomputing (ICS '08) . ACM, New York, NY, USA , 225 - 234 . Muthu Manikandan Baskaran, Uday Bondhugula, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, and P. Sadayappan. 2008. A Compiler Framework for Optimization of Affine Loop Nests for Gpgpus. In Proceedings of the 22Nd Annual International Conference on Supercomputing (ICS '08). ACM, New York, NY, USA, 225-234."},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_16"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896389"},{"key":"e_1_3_2_2_6_1","first-page":"101","volume-title":"Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '08)","author":"Bondhugula Uday","unstructured":"Uday Bondhugula , Albert Hartono , J. Ramanujam , and P. Sadayappan . 2008. A Practical Automatic Polyhedral Parallelizer and Locality Optimizer . In Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '08) . ACM, New York, NY, USA , 101 - 113 . Uday Bondhugula, Albert Hartono, J. Ramanujam, and P. Sadayappan. 2008. A Practical Automatic Polyhedral Parallelizer and Locality Optimizer. In Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '08). ACM, New York, NY, USA, 101-113."},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(88)90002-0"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.10"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.70"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407931"},{"key":"e_1_3_2_2_11_1","article-title":"Some efficient solutions to the affine scheduling problem. I. One-dimensional time","volume":"21","author":"Feautrier Paul","year":"1992","unstructured":"Paul Feautrier . 1992 . Some efficient solutions to the affine scheduling problem. I. One-dimensional time . International Journal of Parallel Programming 21 , 5 (01 Oct 1992), 313-347. Paul Feautrier. 1992. Some efficient solutions to the affine scheduling problem. I. One-dimensional time. International Journal of Parallel Programming 21, 5 (01 Oct 1992), 313-347.","journal-title":"International Journal of Parallel Programming"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407835"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926286"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13374-9_4"},{"key":"e_1_3_2_2_15_1","first-page":"13","volume-title":"Proceedings of the 27th International ACM Conference on International Conference on Supercomputing (ICS '13)","author":"Henretty Tom","unstructured":"Tom Henretty , Richard Veras , Franz Franchetti , Louis-No\u00ebl Pouchet , J. Ramanujam , and P. Sadayappan . 2013. A Stencil Compiler for Shortvector SIMD Architectures . In Proceedings of the 27th International ACM Conference on International Conference on Supercomputing (ICS '13) . ACM, NewYork, NY, USA , 13 - 24 . Tom Henretty, Richard Veras, Franz Franchetti, Louis-No\u00ebl Pouchet, J. Ramanujam, and P. Sadayappan. 2013. A Stencil Compiler for Shortvector SIMD Architectures. In Proceedings of the 27th International ACM Conference on International Conference on Supercomputing (ICS '13). ACM, NewYork, NY, USA, 13-24."},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3178487.3178507"},{"volume-title":"2010 IEEE International Symposium on Parallel Distributed Processing (IPDPS). 1-12","author":"Kamil S.","key":"e_1_3_2_2_17_1","unstructured":"S. Kamil , C. Chan , L. Oliker , J. Shalf , and S. Williams . 2010. An autotuning framework for parallel multicore stencil computations . In 2010 IEEE International Symposium on Parallel Distributed Processing (IPDPS). 1-12 . S. Kamil, C. Chan, L. Oliker, J. Shalf, and S. Williams. 2010. An autotuning framework for parallel multicore stencil computations. In 2010 IEEE International Symposium on Parallel Distributed Processing (IPDPS). 1-12."},{"key":"e_1_3_2_2_18_1","volume-title":"A Performance Vocabulary for Affine Loop Transformations. CoRR abs\/1811.06043","author":"Kong Martin","year":"2018","unstructured":"Martin Kong and Louis-No\u00ebl Pouchet . 2018. A Performance Vocabulary for Affine Loop Transformations. CoRR abs\/1811.06043 ( 2018 ). arXiv:1811.06043 http:\/\/arxiv.org\/abs\/1811.06043. Martin Kong and Louis-No\u00ebl Pouchet. 2018. A Performance Vocabulary for Affine Loop Transformations. CoRR abs\/1811.06043 (2018). arXiv:1811.06043 http:\/\/arxiv.org\/abs\/1811.06043."},{"key":"e_1_3_2_2_19_1","first-page":"127","volume-title":"Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '13)","author":"Kong Martin","unstructured":"Martin Kong , Richard Veras , Kevin Stock , Franz Franchetti , Louis-No\u00ebl Pouchet , and P. Sadayappan . 2013. When Polyhedral Transformations Meet SIMD Code Generation . In Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '13) . ACM, New York, NY, USA , 127 - 138 . Martin Kong, Richard Veras, Kevin Stock, Franz Franchetti, Louis-No\u00ebl Pouchet, and P. Sadayappan. 2013. When Polyhedral Transformations Meet SIMD Code Generation. In Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '13). ACM, New York, NY, USA, 127-138."},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250761"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735698"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/233561.233564"},{"key":"e_1_3_2_2_23_1","volume-title":"The Polyhedral Compiler Collection. https:\/\/sourceforge.net\/projects\/pocc\/ Online","author":"CC.","year":"2018","unstructured":"Po CC. 2018. The Polyhedral Compiler Collection. https:\/\/sourceforge.net\/projects\/pocc\/ Online ; accessed on September 2018 . PoCC. 2018. The Polyhedral Compiler Collection. https:\/\/sourceforge.net\/projects\/pocc\/ Online; accessed on September 2018."},{"key":"e_1_3_2_2_24_1","volume-title":"Polybench: The polyhedral benchmark suite. URL: http:\/\/polybench.sf.net","author":"Pouchet Louis-No\u00ebl","year":"2012","unstructured":"Louis-No\u00ebl Pouchet . 2012 . Polybench: The polyhedral benchmark suite. URL: http:\/\/polybench.sf.net (2012). Louis-No\u00ebl Pouchet. 2012. Polybench: The polyhedral benchmark suite. URL: http:\/\/polybench.sf.net (2012)."},{"key":"e_1_3_2_2_25_1","first-page":"1","volume-title":"Proceedings of the 2010 ACM\/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis (SC '10)","author":"Pouchet Louis-No\u00ebl","unstructured":"Louis-No\u00ebl Pouchet , Uday Bondhugula , C\u00e9dric Bastoul , Albert Cohen , J. Ramanujam , and P. Sadayappan . 2010. Combined Iterative and Modeldriven Optimization in an Automatic Parallelization Framework . In Proceedings of the 2010 ACM\/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis (SC '10) . IEEE Computer Society, Washington, DC, USA , 1 - 11 . Louis-No\u00ebl Pouchet, Uday Bondhugula, C\u00e9dric Bastoul, Albert Cohen, J. Ramanujam, and P. Sadayappan. 2010. Combined Iterative and Modeldriven Optimization in an Automatic Parallelization Framework. In Proceedings of the 2010 ACM\/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis (SC '10). IEEE Computer Society, Washington, DC, USA, 1-11."},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1926385.1926449"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.29"},{"key":"e_1_3_2_2_28_1","first-page":"65","volume-title":"Proceedings of the 35th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '14)","author":"Stock Kevin","unstructured":"Kevin Stock , Martin Kong , Tobias Grosser , Louis-No\u00ebl Pouchet , Fabrice Rastello , J. Ramanujam , and P. Sadayappan . 2014. A Framework for Enhancing Data Reuse via Associative Reordering . In Proceedings of the 35th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '14) . ACM, New York, NY, USA , 65 - 76 . Kevin Stock, Martin Kong, Tobias Grosser, Louis-No\u00ebl Pouchet, Fabrice Rastello, J. Ramanujam, and P. Sadayappan. 2014. A Framework for Enhancing Data Reuse via Associative Reordering. In Proceedings of the 35th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '14). ACM, New York, NY, USA, 65-76."},{"key":"e_1_3_2_2_29_1","first-page":"1","volume-title":"Proceedings of the 2009 IEEE International Symposium on Parallel & Distributed Processing (IPDPS '09)","author":"Tiwari Ananta","unstructured":"Ananta Tiwari , Chun Chen , Jacqueline Chame , Mary Hall , and Jeffrey K. Hollingsworth . 2009. A Scalable Auto-tuning Framework for Compiler Optimization . In Proceedings of the 2009 IEEE International Symposium on Parallel & Distributed Processing (IPDPS '09) . IEEE Computer Society, Washington, DC, USA , 1 - 12 . Ananta Tiwari, Chun Chen, Jacqueline Chame, Mary Hall, and Jeffrey K. Hollingsworth. 2009. A Scalable Auto-tuning Framework for Compiler Optimization. In Proceedings of the 2009 IEEE International Symposium on Parallel & Distributed Processing (IPDPS '09). IEEE Computer Society, Washington, DC, USA, 1-12."},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.18"},{"key":"e_1_3_2_2_32_1","unstructured":"Nicolas Vasilache Benoit Meister Muthu Baskaran and Richard Lethin. 2012. Joint scheduling and layout optimization to enable multi-level vectorization.  Nicolas Vasilache Benoit Meister Muthu Baskaran and Richard Lethin. 2012. Joint scheduling and layout optimization to enable multi-level vectorization."},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400713"},{"key":"e_1_3_2_2_34_1","unstructured":"Sven Verdoolaege and Alexandre Isoard. 2018. Extending Pluto-style polyhedral scheduling with consecutivity.  Sven Verdoolaege and Alexandre Isoard. 2018. Extending Pluto-style polyhedral scheduling with consecutivity."},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3178372.3179507"}],"event":{"name":"PLDI '19: 40th ACM SIGPLAN Conference on Programming Language Design and Implementation","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"Phoenix AZ USA","acronym":"PLDI '19"},"container-title":["Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3314221.3314653","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3314221.3314653","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:29Z","timestamp":1750204409000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3314221.3314653"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,8]]},"references-count":34,"alternative-id":["10.1145\/3314221.3314653","10.1145\/3314221"],"URL":"https:\/\/doi.org\/10.1145\/3314221.3314653","relation":{},"subject":[],"published":{"date-parts":[[2019,6,8]]},"assertion":[{"value":"2019-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}