{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T17:53:05Z","timestamp":1771955585895,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,8]],"date-time":"2019-06-08T00:00:00Z","timestamp":1559952000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,8]]},"DOI":"10.1145\/3315454.3329957","type":"proceedings-article","created":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T21:02:18Z","timestamp":1559941338000},"page":"35-45","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["High-level synthesis of functional patterns with Lift"],"prefix":"10.1145","author":[{"given":"Martin","family":"Kristien","sequence":"first","affiliation":[{"name":"University of Edinburgh, UK"}]},{"given":"Bruno","family":"Bodin","sequence":"additional","affiliation":[{"name":"Yale-NUS College, Singapore"}]},{"given":"Michel","family":"Steuwer","sequence":"additional","affiliation":[{"name":"University of Glasgow, UK"}]},{"given":"Christophe","family":"Dubach","sequence":"additional","affiliation":[{"name":"University of Edinburgh, UK"}]}],"member":"320","published-online":{"date-parts":[[2019,6,8]]},"reference":[{"key":"e_1_3_2_2_1_1","unstructured":"Accellera. 2002. SystemVerilog 3.0 Accellera\u00e2\u0102\u0179s Extensions to Verilog. (2002).  Accellera. 2002. SystemVerilog 3.0 Accellera\u00e2\u0102\u0179s Extensions to Verilog. (2002)."},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.21"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2436256.2436271"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"crossref","unstructured":"Per Bjesse Koen Claessen Mary Sheeran and Satnam Singh. 1998. Lava: hardware design in Haskell. In ICFP. ACM.  Per Bjesse Koen Claessen Mary Sheeran and Satnam Singh. 1998. Lava: hardware design in Haskell. In ICFP. ACM.","DOI":"10.1145\/289423.289440"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"crossref","volume-title":"From OpenCL to high-performance hardware on FPGAs","author":"Czajkowski Tomasz S","DOI":"10.1109\/FPL.2012.6339272"},{"key":"e_1_3_2_2_7_1","unstructured":"Stephen A Edwards. 2002. High-Level Synthesis from the Synchronous Language Esterel. In IWLS.  Stephen A Edwards. 2002. High-Level Synthesis from the Synchronous Language Esterel. In IWLS."},{"key":"e_1_3_2_2_8_1","volume-title":"Hardware system synthesis from Domain-Specific Languages","author":"George Nithin"},{"key":"e_1_3_2_2_9_1","unstructured":"Andy Gill. 2011. Declarative FPGA circuit synthesis using Kansas Lava. In ERSA.  Andy Gill. 2011. Declarative FPGA circuit synthesis using Kansas Lava. In ERSA."},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3168824"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450105"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70592-5_5"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0070-9"},{"key":"e_1_3_2_2_14_1","unstructured":"Yanbing Li and M. Leeser. 1995. HML: an innovative hardware description language and its translation to VHDL. In ASP-DAC.  Yanbing Li and M. Leeser. 1995. HML: an innovative hardware description language and its translation to VHDL. In ASP-DAC."},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"crossref","unstructured":"Alan Mycroft and Richard Sharp. 2000. A Statically Allocated Parallel Functional Language. In ICALP.   Alan Mycroft and Richard Sharp. 2000. A Statically Allocated Parallel Functional Language. In ICALP.","DOI":"10.1007\/3-540-45022-X_5"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1862867.1862868"},{"key":"e_1_3_2_2_18_1","volume-title":"FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs. In SASP.","author":"Papakonstantinou Alexandros","year":"2009"},{"key":"e_1_3_2_2_19_1","volume-title":"Christos Kozyrakis, and Kunle Olukotun.","author":"Prabhakar Raghu","year":"2016"},{"key":"e_1_3_2_2_20_1","volume-title":"Doug Burger, Jim Larus, Gopi Prashanth Gopal, and Simon Pope.","author":"Putnam Andrew","year":"2014"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/800055.802026"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2784731.2784754"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968521"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"crossref","unstructured":"Michel Steuwer Toomas Remmelg and Christophe Dubach. 2017. Lift: a functional data-parallel IR for high-performance GPU code generation. In CGO. ACM.   Michel Steuwer Toomas Remmelg and Christophe Dubach. 2017. Lift: a functional data-parallel IR for high-performance GPU code generation. In CGO. ACM.","DOI":"10.1109\/CGO.2017.7863730"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-015-1044-y"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2584665"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3033019.3033027"},{"key":"e_1_3_2_2_28_1","unstructured":"Xilinx. 2017. Zybo Zynq-7000 ARM\/FPGA SoC Trainer Board. https: \/\/www.xilinx.com\/products\/boards- and- kits\/1- 4azfte.html .  Xilinx. 2017. Zybo Zynq-7000 ARM\/FPGA SoC Trainer Board. https: \/\/www.xilinx.com\/products\/boards- and- kits\/1- 4azfte.html ."}],"event":{"name":"PLDI '19: 40th ACM SIGPLAN Conference on Programming Language Design and Implementation","location":"Phoenix AZ USA","acronym":"PLDI '19","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 6th ACM SIGPLAN International Workshop on Libraries, Languages and Compilers for Array Programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3315454.3329957","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3315454.3329957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:33Z","timestamp":1750204413000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3315454.3329957"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,8]]},"references-count":28,"alternative-id":["10.1145\/3315454.3329957","10.1145\/3315454"],"URL":"https:\/\/doi.org\/10.1145\/3315454.3329957","relation":{},"subject":[],"published":{"date-parts":[[2019,6,8]]},"assertion":[{"value":"2019-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}