{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:01Z","timestamp":1750220941395,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T00:00:00Z","timestamp":1561161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,22]]},"DOI":"10.1145\/3315508.3329976","type":"proceedings-article","created":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T21:02:18Z","timestamp":1559941338000},"page":"38-46","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["A case study on machine learning for synthesizing benchmarks"],"prefix":"10.1145","author":[{"given":"Andr\u00e9s","family":"Goens","sequence":"first","affiliation":[{"name":"TU Dresden, Germany"}]},{"given":"Alexander","family":"Brauckmann","sequence":"additional","affiliation":[{"name":"TU Dresden, Germany"}]},{"given":"Sebastian","family":"Ertel","sequence":"additional","affiliation":[{"name":"TU Dresden, Germany"}]},{"given":"Chris","family":"Cummins","sequence":"additional","affiliation":[{"name":"University of Edinburgh, UK"}]},{"given":"Hugh","family":"Leather","sequence":"additional","affiliation":[{"name":"University of Edinburgh, UK"}]},{"given":"Jeronimo","family":"Castrillon","sequence":"additional","affiliation":[{"name":"TU Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2019,6,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3212695"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/3049832.3049839"},{"key":"e_1_3_2_1_3_1","first-page":"2017","author":"Chiu A.","year":"2017","unstructured":"A. Chiu , J. Garvey , and T. S. Abdelrahman . A language and preprocessor for user-controlled generation of synthetic programs. Scientific Programming , 2017 , 2017 . A. Chiu, J. Garvey, and T. S. Abdelrahman. A language and preprocessor for user-controlled generation of synthetic programs. Scientific Programming, 2017, 2017.","journal-title":"Scientific Programming"},{"key":"e_1_3_2_1_4_1","first-page":"232","volume-title":"2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Cummins C.","unstructured":"C. Cummins , P. Petoumenos , Z. Wang , and H. Leather . End-to-end deep learning of optimization heuristics . In 2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT) , pages 219\u2013 232 . IEEE, 2017. C. Cummins, P. Petoumenos, Z. Wang, and H. Leather. End-to-end deep learning of optimization heuristics. In 2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 219\u2013232. IEEE, 2017."},{"key":"e_1_3_2_1_5_1","first-page":"99","volume-title":"Code Generation and Optimization (CGO), 2017 IEEE\/ACM International Symposium on","author":"Cummins C.","unstructured":"C. Cummins , P. Petoumenos , Z. Wang , and H. Leather . Synthesizing benchmarks for predictive modeling . In Code Generation and Optimization (CGO), 2017 IEEE\/ACM International Symposium on , pages 86\u2013 99 . IEEE, 2017. C. Cummins, P. Petoumenos, Z. Wang, and H. Leather. Synthesizing benchmarks for predictive modeling. In Code Generation and Optimization (CGO), 2017 IEEE\/ACM International Symposium on, pages 86\u201399. IEEE, 2017."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2738600.2738603"},{"key":"e_1_3_2_1_7_1","unstructured":"A. Goens S. Ertel J. Adam and J. Castrillon. Level graphs: Generating benchmarks for concurrency optimizations in compilers. In Proceedings of the 11th International Workshop on Programmability and Architectures for Heterogeneous Multicores (MULTIPROG\u20192018) colocated with 13th International Conference on High-Performance and Embedded Architectures and Compilers (HiPEAC) Jan. 2018. A. Goens S. Ertel J. Adam and J. Castrillon. Level graphs: Generating benchmarks for concurrency optimizations in compilers. In Proceedings of the 11th International Workshop on Programmability and Architectures for Heterogeneous Multicores (MULTIPROG\u20192018) colocated with 13th International Conference on High-Performance and Embedded Architectures and Compilers (HiPEAC) Jan. 2018."},{"key":"e_1_3_2_1_8_1","first-page":"1361","volume-title":"2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","author":"Han T. D.","unstructured":"T. D. Han and T. S. Abdelrahman . Use of synthetic benchmarks for machine-learning-based performance auto-tuning . In 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW) , pages 1350\u2013 1361 . IEEE, 2017. T. D. Han and T. S. Abdelrahman. Use of synthetic benchmarks for machine-learning-based performance auto-tuning. In 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pages 1350\u20131361. IEEE, 2017."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628101"},{"key":"e_1_3_2_1_11_1","first-page":"278","volume-title":"Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913","author":"Ji F.","year":"2013","unstructured":"F. Ji , H. Lin , and X. Ma . Rsvm: A region-based software virtual memory for gpu . In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913 , pages 269\u2013 278 , Piscataway, NJ, USA , 2013 . IEEE Press. F. Ji, H. Lin, and X. Ma. Rsvm: A region-based software virtual memory for gpu. In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913, pages 269\u2013278, Piscataway, NJ, USA, 2013. IEEE Press."},{"key":"e_1_3_2_1_12_1","first-page":"268","volume-title":"Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913","author":"Jia W.","year":"2013","unstructured":"W. Jia , K. A. Shaw , and M. Martonosi . Starchart: Hardware and software optimization using recursive partitioning regression trees . In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913 , pages 257\u2013 268 , Piscataway, NJ, USA , 2013 . IEEE Press. W. Jia, K. A. Shaw, and M. Martonosi. Starchart: Hardware and software optimization using recursive partitioning regression trees. In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913, pages 257\u2013268, Piscataway, NJ, USA, 2013. IEEE Press."},{"key":"e_1_3_2_1_13_1","first-page":"11","volume-title":"2008 SPEC Benchmark Workshop","author":"Joshi A.","year":"2008","unstructured":"A. Joshi , L. Eeckhout , and L. John . The return of synthetic benchmarks . In 2008 SPEC Benchmark Workshop , pages 1\u2013 11 , 2008 . A. Joshi, L. Eeckhout, and L. John. The return of synthetic benchmarks. In 2008 SPEC Benchmark Workshop, pages 1\u201311, 2008."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628088"},{"key":"e_1_3_2_1_15_1","first-page":"166","volume-title":"Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913","author":"Kayiran O.","year":"2013","unstructured":"O. Kayiran , A. Jog , M. T. Kandemir , and C. R. Das . Neither more nor less: Optimizing thread-level parallelism for gpgpus . In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913 , pages 157\u2013 166 , Piscataway, NJ, USA , 2013 . IEEE Press. O. Kayiran, A. Jog, M. T. Kandemir, and C. R. Das. Neither more nor less: Optimizing thread-level parallelism for gpgpus. In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913, pages 157\u2013166, Piscataway, NJ, USA, 2013. IEEE Press."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967952"},{"key":"e_1_3_2_1_17_1","first-page":"268","volume-title":"Proceedings of the 13th Annual IEEE\/ACM International Symposium on Code Generation and Optimization, CGO \u201915","author":"Kim H.-S.","year":"2015","unstructured":"H.-S. Kim , I. El Hajj , J. Stratton , S. Lumetta , and W.-M. Hwu . Localitycentric thread scheduling for bulk-synchronous programming models on cpu architectures . In Proceedings of the 13th Annual IEEE\/ACM International Symposium on Code Generation and Optimization, CGO \u201915 , pages 257\u2013 268 , Washington, DC, USA , 2015 . IEEE Computer Society. H.-S. Kim, I. El Hajj, J. Stratton, S. Lumetta, and W.-M. Hwu. Localitycentric thread scheduling for bulk-synchronous programming models on cpu architectures. In Proceedings of the 13th Annual IEEE\/ACM International Symposium on Code Generation and Optimization, CGO \u201915, pages 257\u2013268, Washington, DC, USA, 2015. IEEE Computer Society."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628075"},{"key":"e_1_3_2_1_20_1","first-page":"256","volume-title":"Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913","author":"Lee J.","year":"2013","unstructured":"J. Lee , M. Samadi , Y. Park , and S. Mahlke . Transparent cpu-gpu collaboration for data-parallel kernels on heterogeneous systems . In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913 , pages 245\u2013 256 , Piscataway, NJ, USA , 2013 . IEEE Press. J. Lee, M. Samadi, Y. Park, and S. Mahlke. Transparent cpu-gpu collaboration for data-parallel kernels on heterogeneous systems. In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques, PACT \u201913, pages 245\u2013256, Piscataway, NJ, USA, 2013. IEEE Press."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628107"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2738600.2738604"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628087"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544156"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854040"},{"issue":"1","key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1080\/00031305.1978.10479236","volume":"32","author":"McGill R.","year":"1978","unstructured":"R. McGill , J. W. Tukey , and W. A. Larsen . Variations of box plots. The American Statistician , 32 ( 1 ): 12 \u2013 16 , 1978 . R. McGill, J. W. Tukey, and W. A. Larsen. Variations of box plots. The American Statistician, 32(1):12\u201316, 1978.","journal-title":"Variations of box plots. The American Statistician"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2013.6494993"},{"key":"e_1_3_2_1_28_1","volume-title":"Technical report","author":"Radford A.","year":"2019","unstructured":"A. Radford , J. Wu , R. Child , D. Luan , D. Amodei , and I. Sutskever . Language models are unsupervised multitask learners. Technical report , Technical report , OpenAi , 2019 . A. Radford, J. Wu, R. Child, D. Luan, D. Amodei, and I. Sutskever. Language models are unsupervised multitask learners. Technical report, Technical report, OpenAi, 2019."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523737"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967947"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854041"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628105"}],"event":{"name":"PLDI '19: 40th ACM SIGPLAN Conference on Programming Language Design and Implementation","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"Phoenix AZ USA","acronym":"PLDI '19"},"container-title":["Proceedings of the 3rd ACM SIGPLAN International Workshop on Machine Learning and Programming Languages"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3315508.3329976","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3315508.3329976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:34Z","timestamp":1750204414000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3315508.3329976"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,22]]},"references-count":32,"alternative-id":["10.1145\/3315508.3329976","10.1145\/3315508"],"URL":"https:\/\/doi.org\/10.1145\/3315508.3329976","relation":{},"subject":[],"published":{"date-parts":[[2019,6,22]]},"assertion":[{"value":"2019-06-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}