{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:28:47Z","timestamp":1750220927873,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,29]],"date-time":"2019-05-29T00:00:00Z","timestamp":1559088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,29]]},"DOI":"10.1145\/3316480.3325518","type":"proceedings-article","created":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T12:37:16Z","timestamp":1559306236000},"page":"13-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Scalable Performance Prediction of Codes with Memory Hierarchy and Pipelines"],"prefix":"10.1145","author":[{"given":"Gopinath","family":"Chennupati","sequence":"first","affiliation":[{"name":"Los Alamos National Laboratory, Los Alamos, NM, USA"}]},{"given":"Nandakishore","family":"Santhi","sequence":"additional","affiliation":[{"name":"Los Alamos National Laboratory, Los Alamos, NM, USA"}]},{"given":"Stephan","family":"Eidenbenz","sequence":"additional","affiliation":[{"name":"Los Alamos National Laboratory, Los Alamos, NM, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Fog Agner. 2016. Instruction tables: Lists of instruction latencies throughputs and micro-operation breakdowns for Intel AMD and VIA CPUs. Technical University of Denmark Copenhagen Denmark.  Fog Agner. 2016. Instruction tables: Lists of instruction latencies throughputs and micro-operation breakdowns for Intel AMD and VIA CPUs. Technical University of Denmark Copenhagen Denmark."},{"key":"e_1_3_2_1_2_1","first-page":"1","article-title":"A Brief History of HPC Simulation and Future Challenges. In Proceedings of the 2017 Winter Simulation Conference (WSC '17)","volume":"27","author":"Ahmed Kishwar","year":"2017","journal-title":"IEEE"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901378.2901396"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/215399.215427"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389086"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1153925.1154584"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3064911.3064923"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2014.07.003"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782836"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/3320516.3320585"},{"volume-title":"Proceedings of the 8th International Workshop on High Performance Computing Systems. Performance Modeling, Benchmarking, and Simulation, PMBS , , Stephen Jarvis et al. (Ed.)","year":"2017","author":"Chennupati Gopinath","key":"e_1_3_2_1_13_1"},{"volume-title":"2017 Winter Simulation Conference (WSC). IEEE, 908--919","author":"Chennupati G.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","unstructured":"Gopinath Chennupati Nanadakishore Santhi Stephen Eidenbenz Robert Joseph Zerr Massimiliano Rosa Richard James Zamora Eun Jung Park Balasubramanya T. Nadiga Jason Liu Kishwar Ahmed and Mohammad Abu Obaida. 2017c. Performance Prediction Toolkit (PPT) . Los Alamos National Laboratory (LANL). https:\/\/github.com\/lanl\/PPT.  Gopinath Chennupati Nanadakishore Santhi Stephen Eidenbenz Robert Joseph Zerr Massimiliano Rosa Richard James Zamora Eun Jung Park Balasubramanya T. Nadiga Jason Liu Kishwar Ahmed and Mohammad Abu Obaida. 2017c. Performance Prediction Toolkit (PPT) . Los Alamos National Laboratory (LANL). https:\/\/github.com\/lanl\/PPT."},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the Workshop on Emerging Supercomputing Technologies","volume":"2011","author":"Cope Jason","year":"2011"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/173284.155333"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.385"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2547387"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/780822.781159"},{"volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS '00)","author":"Eeckhout L.","key":"e_1_3_2_1_21_1"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065895.1065906"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Richard D Hornung and Jeffrey A Keasler. 2014. The RAJA portability layer: overview and status . Technical Report. Lawrence Livermore National Lab.(LLNL) Livermore CA USA.  Richard D Hornung and Jeffrey A Keasler. 2014. The RAJA portability layer: overview and status . Technical Report. Lawrence Livermore National Lab.(LLNL) Livermore CA USA.","DOI":"10.2172\/1169830"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751220"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3200921.3200937"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626400000214"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964218.1964225"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/2888619.2888968"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854286"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389110"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597683"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.2172\/1407078"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.45"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1177\/0037549716674806"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943841"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1552309.1552310"}],"event":{"name":"SIGSIM-PADS '19: SIGSIM Principles of Advanced Discrete Simulation","sponsor":["SIGSIM ACM Special Interest Group on Simulation and Modeling"],"location":"Chicago IL USA","acronym":"SIGSIM-PADS '19"},"container-title":["Proceedings of the 2019 ACM SIGSIM Conference on Principles of Advanced Discrete Simulation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316480.3325518","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316480.3325518","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:16Z","timestamp":1750204396000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316480.3325518"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,29]]},"references-count":37,"alternative-id":["10.1145\/3316480.3325518","10.1145\/3316480"],"URL":"https:\/\/doi.org\/10.1145\/3316480.3325518","relation":{},"subject":[],"published":{"date-parts":[[2019,5,29]]},"assertion":[{"value":"2019-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}