{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T22:51:35Z","timestamp":1777503095329,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317737","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["A 3T\/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs"],"prefix":"10.1145","author":[{"given":"Juejian","family":"Wu","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongtao","family":"Zhong","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Ni","sequence":"additional","affiliation":[{"name":"University of Notre Dame, IN, US"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/2553098"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0117-x"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"X. Li etal 2019. Design of 2t\/cell and 3t\/cell nonvolatile memories with emerging ferroelectric fets. IEEE Design and Test 1--1.  X. Li et al. 2019. Design of 2t\/cell and 3t\/cell nonvolatile memories with emerging ferroelectric fets. IEEE Design and Test 1--1.","DOI":"10.1109\/MDAT.2019.2902094"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"X. Li etal 2018. Nonvolatile memory and computing using emerging ferroelectric transistors. In 2018 IEEE ISVLSI 750--755.  X. Li et al. 2018. Nonvolatile memory and computing using emerging ferroelectric transistors. In 2018 IEEE ISVLSI 750--755.","DOI":"10.1109\/ISVLSI.2018.00141"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2716338"},{"key":"e_1_3_2_1_7_1","volume-title":"Breyer et al","author":"Aziz A.","year":"2018"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747910"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"S. George M. J. Liao H. Jiang et al. MDACache: Caching for MultiDimensional-Access Memories. In 2018 IEEE Micro'18  S. George M. J. Liao H. Jiang et al. MDACache: Caching for MultiDimensional-Access Memories. In 2018 IEEE Micro'18","DOI":"10.1109\/MICRO.2018.00073"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5037835"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915231"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.14778\/1687553.1687625"},{"key":"e_1_3_2_1_13_1","volume-title":"Arredondo et al","author":"Imani M.","year":"2017"},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the 31st International Conference on Very Large Data Bases, 553--564","author":"Stonebraker M."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Y.-H. Chen etal 2013. Dual-addressing memory architecture for two-dimensional memory access patterns. In 2013 IEEE DATE 71--76.   Y.-H. Chen et al. 2013. Dual-addressing memory architecture for two-dimensional memory access patterns. In 2013 IEEE DATE 71--76.","DOI":"10.7873\/DATE.2013.029"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2801302"},{"key":"e_1_3_2_1_17_1","volume-title":"Wang et al","author":"Wang P.","year":"2018"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"J. Yue etal 2019. 7.5 a 65nm 0.39-to-140.3tops\/w 1-to-12b unified neural network processor using block-circulant-enabled transposedomain acceleration with 8.1 \u00d7 higher tops\/mm2and 6t hbst-tram-based 2d data-reuse architecture. In 2019 IEEE ISSCC 138--140.  J. Yue et al. 2019. 7.5 a 65nm 0.39-to-140.3tops\/w 1-to-12b unified neural network processor using block-circulant-enabled transposedomain acceleration with 8.1 \u00d7 higher tops\/mm2and 6t hbst-tram-based 2d data-reuse architecture. In 2019 IEEE ISSCC 138--140.","DOI":"10.1109\/ISSCC.2019.8662360"},{"key":"e_1_3_2_1_19_1","volume-title":"Trentzsch et al","author":"D\u00fcnkel S.","year":"2017"},{"key":"e_1_3_2_1_20_1","volume-title":"Richter et al","author":"Trentzsch M.","year":"2016"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2872347"},{"key":"e_1_3_2_1_22_1","volume-title":"MOSFET: Capacitance tuning & antiferroelectric operation. In 2011 IEEE IEDM. 11.3.1--11.3.4.","author":"Khan A. I.","year":"2011"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1974.17955"},{"key":"e_1_3_2_1_24_1","volume-title":"Springer US","year":"2014"},{"key":"e_1_3_2_1_25_1","volume-title":"Galatage et al","author":"Krivokapic Z.","year":"2017"},{"key":"e_1_3_2_1_26_1","unstructured":"M. Jerry etal 2017. Ferroelectric FET analog synapse for acceleration of deep neural network training. In 2017 IEEE IEDM. 6.2.1--6.2.4.  M. Jerry et al. 2017. Ferroelectric FET analog synapse for acceleration of deep neural network training. In 2017 IEEE IEDM. 6.2.1--6.2.4."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"K. Ni etal 2018. SoC Logic Compatible Multi-Bit FeMFET Weight Cell for Neuromorphic Applications. In 2018 IEEE IEDM.  K. Ni et al. 2018. SoC Logic Compatible Multi-Bit FeMFET Weight Cell for Neuromorphic Applications. In 2018 IEEE IEDM.","DOI":"10.1109\/IEDM.2018.8614496"},{"key":"e_1_3_2_1_28_1","first-page":"805","article-title":"Physics-based circuit-compatible SPICE model for ferroelectric transistors","volume":"37","author":"Aziz A.","year":"2016","journal-title":"IEEE Electron Device Lett."},{"key":"e_1_3_2_1_29_1","volume-title":"2018 IEEE Symposium on VLSI Technology, 131--132","author":"Ni K."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1335639"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2707664"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2797887"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967037"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2426531"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","location":"Las Vegas NV USA","acronym":"DAC '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317737","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:02Z","timestamp":1750208882000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317737"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":35,"alternative-id":["10.1145\/3316781.3317737","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317737","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}