{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T14:11:54Z","timestamp":1781619114321,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Beijing National Research Center for Information Science and Technology","award":["BNRist"],"award-info":[{"award-number":["BNRist"]}]},{"name":"National Key Research and Development Program of China","award":["No. 2017YFA0207600"],"award-info":[{"award-number":["No. 2017YFA0207600"]}]},{"name":"National Natural Science Foundation of China","award":["No. 61832007, 61622403, 61621091, 61373026"],"award-info":[{"award-number":["No. 61832007, 61622403, 61621091, 61373026"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317739","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":70,"title":["A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM"],"prefix":"10.1145","author":[{"given":"Zhenhua","family":"Zhu","sequence":"first","affiliation":[{"name":"Dept. of EE, BNRist, Tsinghua University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hanbo","family":"Sun","sequence":"additional","affiliation":[{"name":"Dept. of EE, BNRist, Tsinghua University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yujun","family":"Lin","sequence":"additional","affiliation":[{"name":"Dept. of EECS, Massachusetts Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guohao","family":"Dai","sequence":"additional","affiliation":[{"name":"Dept. of EE, BNRist, Tsinghua University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lixue","family":"Xia","sequence":"additional","affiliation":[{"name":"Alibaba Group"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Song","family":"Han","sequence":"additional","affiliation":[{"name":"Dept. of EECS, Massachusetts Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Dept. of EE, BNRist, Tsinghua University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Dept. of EE, BNRist, Tsinghua University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"332","article-title":"19.4 embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme","volume":"2014","author":"Chang M.","year":"2014","unstructured":"M. Chang 2014 . 19.4 embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme . In ISSCC , 2014. 332 -- 333 . M. Chang et al. 2014. 19.4 embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme. In ISSCC, 2014. 332--333.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_2_1","first-page":"494","article-title":"A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors","volume":"2018","author":"Chen W.","year":"2018","unstructured":"W. Chen 2018 . A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors . In ISSCC , 2018. 494 -- 496 . W. Chen et al. 2018. A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors. In ISSCC, 2018. 494--496.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_4_1","first-page":"460","article-title":"27.3 Area-efficient 1GS\/s 6b SAR ADC with charge-injection-cell-based DAC","volume":"2016","author":"Choo K. D.","year":"2016","unstructured":"K. D. Choo 2016 . 27.3 Area-efficient 1GS\/s 6b SAR ADC with charge-injection-cell-based DAC . In ISSCC , 2016. 460 -- 461 . K. D. Choo et al. 2016. 27.3 Area-efficient 1GS\/s 6b SAR ADC with charge-injection-cell-based DAC. In ISSCC, 2016. 460--461.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"e_1_3_2_1_7_1","unstructured":"Kaggle etal 2014. CIFAR-10 - Object Recognition in Images website. (2014). https:\/\/www.kaggle.com\/c\/cifar-10.  Kaggle et al. 2014. CIFAR-10 - Object Recognition in Images website. (2014). https:\/\/www.kaggle.com\/c\/cifar-10."},{"key":"e_1_3_2_1_8_1","unstructured":"S. Karen etal 2014. Very Deep Convolutional Networks for Large-Scale Image Recognition. Computer Science (2014).  S. Karen et al. 2014. Very Deep Convolutional Networks for Large-Scale Image Recognition. Computer Science (2014)."},{"key":"e_1_3_2_1_9_1","first-page":"474","article-title":"28.5 A 10b 1.5GS\/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14nm CMOS FinFET","volume":"2017","author":"Kull L.","year":"2017","unstructured":"L. Kull 2017 . 28.5 A 10b 1.5GS\/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14nm CMOS FinFET . In ISSCC , 2017. 474 -- 475 . L. Kull et al. 2017. 28.5 A 10b 1.5GS\/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14nm CMOS FinFET. In ISSCC, 2017. 474--475.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744870"},{"key":"e_1_3_2_1_12_1","first-page":"407","article-title":"Rescuing memristor-based computing with non-linear resistance levels","volume":"2018","author":"Lin J.","year":"2018","unstructured":"J. Lin 2018 . Rescuing memristor-based computing with non-linear resistance levels . In DATE , 2018. 407 -- 412 . J. Lin et al. 2018. Rescuing memristor-based computing with non-linear resistance levels. In DATE, 2018. 407--412.","journal-title":"DATE"},{"key":"e_1_3_2_1_13_1","volume-title":"Xnor-net: Imagenet classification using binary convolutional neural networks. In ECCV","author":"Rastegari M.","year":"2016","unstructured":"M. Rastegari 2016 . Xnor-net: Imagenet classification using binary convolutional neural networks. In ECCV , 2016. Springer , 525--542. M. Rastegari et al. 2016. Xnor-net: Imagenet classification using binary convolutional neural networks. In ECCV, 2016. Springer, 525--542."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2107214"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"e_1_3_2_1_17_1","first-page":"1423","article-title":"XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks","volume":"2018","author":"Sun X.","year":"2018","unstructured":"X. Sun 2018 . XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks . In DATE , 2018. 1423 -- 1428 . X. Sun et al. 2018. XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks. In DATE, 2018. 1423--1428.","journal-title":"DATE"},{"key":"e_1_3_2_1_18_1","first-page":"782","article-title":"Binary convolutional neural network on RRAM","volume":"2017","author":"Tang T.","year":"2017","unstructured":"T. Tang 2017 . Binary convolutional neural network on RRAM . In ASPDAC , 2017. 782 -- 787 . T. Tang et al. 2017. Binary convolutional neural network on RRAM. In ASPDAC, 2017. 782--787.","journal-title":"ASPDAC"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"e_1_3_2_1_20_1","unstructured":"S. Wu etal 2018. Training and inference with integers in deep neural networks. arXiv preprint arXiv:1802.04680 (2018).  S. Wu et al. 2018. Training and inference with integers in deep neural networks. arXiv preprint arXiv:1802.04680 (2018)."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898101"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"e_1_3_2_1_23_1","volume-title":"Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients. arXiv preprint arXiv:1606.06160","author":"Zhou S.","year":"2016","unstructured":"S. Zhou 2016 . Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients. arXiv preprint arXiv:1606.06160 (2016). S. Zhou et al. 2016. Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients. arXiv preprint arXiv:1606.06160 (2016)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240825"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","location":"Las Vegas NV USA","acronym":"DAC '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317739","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317739","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:03Z","timestamp":1750208883000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317739"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":24,"alternative-id":["10.1145\/3316781.3317739","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317739","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}