{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T16:19:51Z","timestamp":1784996391158,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"ERC Consolidator Grant COMPUSAPIEN","award":["725657"],"award-info":[{"award-number":["725657"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317741","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture"],"prefix":"10.1145","author":[{"given":"William","family":"Simon","sequence":"first","affiliation":[{"name":"Embedded System Laboratory (ESL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juan","family":"Galicia","sequence":"additional","affiliation":[{"name":"Embedded System Laboratory (ESL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexandre","family":"Levisse","sequence":"additional","affiliation":[{"name":"Embedded System Laboratory (ESL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marina","family":"Zapater","sequence":"additional","affiliation":[{"name":"Embedded System Laboratory (ESL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Atienza","sequence":"additional","affiliation":[{"name":"Embedded System Laboratory (ESL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Compute Caches. IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Aga S.","year":"2017","unstructured":"S. Aga , S. Jeloka , 2017 . Compute Caches. IEEE International Symposium on High Performance Computer Architecture (HPCA) (2017). S. Aga, S. Jeloka, et al. 2017. Compute Caches. IEEE International Symposium on High Performance Computer Architecture (HPCA) (2017)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2016.7738698"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870333"},{"key":"e_1_3_2_1_4_1","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC)","author":"Chang M.","year":"2015","unstructured":"M. Chang , C. Chen , 2015 . A 28nm 256kb 6T-SRAM with 280mV improvement in VMINusing a dual-split-control assist scheme . IEEE International Solid-State Circuits Conference (ISSCC) (2015). M. Chang, C. Chen, et al. 2015. A 28nm 256kb 6T-SRAM with 280mV improvement in VMINusing a dual-split-control assist scheme. IEEE International Solid-State Circuits Conference (ISSCC) (2015)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196029"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"e_1_3_2_1_7_1","volume-title":"Naveen Bharathwaj Akesh, et al","author":"Jeloka Supreet","year":"2016","unstructured":"Supreet Jeloka , Naveen Bharathwaj Akesh, et al . 2016 . A 28 nm Configurable Memory (TCAM\/BCAM\/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory. IEEE Journal of Solid-State Circuits (JSSC) ( 2016). Supreet Jeloka, Naveen Bharathwaj Akesh, et al. 2016. A 28 nm Configurable Memory (TCAM\/BCAM\/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory. IEEE Journal of Solid-State Circuits (JSSC) (2016)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169194"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487753"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.57038"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746310"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123986"},{"key":"e_1_3_2_1_14_1","unstructured":"Shang-Lin Wu Kuang-Yu Li etal 2017. A 0.5-V 28-nm 256-kb Mini-Array Based 6T SRAM With Vtrip-Tracking Write-Assist. IEEE Transactions on Circuits and Systems I(TCASI) (2017).  Shang-Lin Wu Kuang-Yu Li et al. 2017. A 0.5-V 28-nm 256-kb Mini-Array Based 6T SRAM With Vtrip-Tracking Write-Assist. IEEE Transactions on Circuits and Systems I(TCASI) (2017)."}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","location":"Las Vegas NV USA","acronym":"DAC '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317741","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:03Z","timestamp":1750208883000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317741"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":14,"alternative-id":["10.1145\/3316781.3317741","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317741","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}