{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T22:06:05Z","timestamp":1773093965107,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317770","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":41,"title":["Analog\/Mixed-Signal Hardware Error Modeling for Deep Learning Inference"],"prefix":"10.1145","author":[{"given":"Angad S.","family":"Rekhi","sequence":"first","affiliation":[{"name":"Stanford University"}]},{"given":"Brian","family":"Zimmer","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Nikola","family":"Nedovic","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Ningxi","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Virginia"}]},{"given":"Rangharajan","family":"Venkatesan","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Miaorong","family":"Wang","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology"}]},{"given":"Brucek","family":"Khailany","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[{"name":"Stanford University and NVIDIA"}]},{"given":"C. Thomas","family":"Gray","sequence":"additional","affiliation":[{"name":"NVIDIA"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"598","article-title":"Optimal Brain Damage","volume":"2","author":"Le Cun Y.","year":"1990","unstructured":"Y. Le Cun , J. S. Denker , and S. A. Solla . 1990 . Optimal Brain Damage . In Advances in Neural Information Processing Systems 2 , 598 -- 605 . Y. Le Cun, J. S. Denker, and S. A. Solla. 1990. Optimal Brain Damage. In Advances in Neural Information Processing Systems 2, 598--605.","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_3_2_1_2_1","first-page":"1135","article-title":"Learning both Weights and Connections for Efficient Neural Networks","volume":"28","author":"Han S.","year":"2015","unstructured":"S. Han , J. Pool , J. Tran , and W. J. Dally . 2015 . Learning both Weights and Connections for Efficient Neural Networks . In Advances in Neural Information Processing Systems 28 , 1135 -- 1143 . S. Han, J. Pool, J. Tran, and W. J. Dally. 2015. Learning both Weights and Connections for Efficient Neural Networks. In Advances in Neural Information Processing Systems 28, 1135--1143.","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_3_2_1_3_1","unstructured":"G. Hinton O. Vinyals and J. Dean. 2015. Distilling the Knowledge in a Neural Network. arXiv 1--9.  G. Hinton O. Vinyals and J. Dean. 2015. Distilling the Knowledge in a Neural Network. arXiv 1--9."},{"key":"e_1_3_2_1_4_1","volume-title":"Trained Quantization and Huffman Coding. In International Conference on Learning Representations. San Juan.","author":"Han S.","unstructured":"S. Han , H. Mao , and W. J. Dally . 2016. Deep Compression: Compressing Deep Neural Networks with Pruning , Trained Quantization and Huffman Coding. In International Conference on Learning Representations. San Juan. S. Han, H. Mao, and W. J. Dally. 2016. Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding. In International Conference on Learning Representations. San Juan."},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the IEEE, 105","author":"Sze V.","year":"2017","unstructured":"V. Sze , Y. H. Chen , T. J. Yang , and J. S. Emer . 2017 . Efficient Processing of Deep Neural Networks: A Tutorial and Survey. Proceedings of the IEEE, 105 , 12, ( Dec. 2017 ), 2295--2329. V. Sze, Y. H. Chen, T. J. Yang, and J. S. Emer. 2017. Efficient Processing of Deep Neural Networks: A Tutorial and Survey. Proceedings of the IEEE, 105, 12, (Dec. 2017), 2295--2329."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1162\/089976698300017052"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195997"},{"key":"e_1_3_2_1_8_1","volume-title":"49th Asilomar Conference on Signals, Systems and Computers.","author":"Murmann B.","unstructured":"B. Murmann , D. Bankman , E. Chai , D. Miyashita , and L. Yang . 2016. Mixed-signal circuits for embedded machine-learning applications . In 49th Asilomar Conference on Signals, Systems and Computers. B. Murmann, D. Bankman, E. Chai, D. Miyashita, and L. Yang. 2016. Mixed-signal circuits for embedded machine-learning applications. In 49th Asilomar Conference on Signals, Systems and Computers."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744870"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the International Joint Conference on Neural Networks. Killarney.","author":"Kataeva I.","unstructured":"I. Kataeva , F. Merrikh-Bayat , E. Zamanidoost , and D. Strukov . 2015. Efficient training algorithms for neural networks based on memristive crossbar circuits . In Proceedings of the International Joint Conference on Neural Networks. Killarney. I. Kataeva, F. Merrikh-Bayat, E. Zamanidoost, and D. Strukov. 2015. Efficient training algorithms for neural networks based on memristive crossbar circuits. In Proceedings of the International Joint Conference on Neural Networks. Killarney."},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the Conference on Design, Automation & Test in Europe. Dresden.","author":"Xia L.","unstructured":"L. Xia , B. Li , T. Tang , P. Gu , X. Yin , W. Huangfu , P.-Y. Chen , S. Yu , Y. Cao , Y. Wang , Y. Xie , and H. Yang . 2016. MNSIM: Simulation Platform for Memristor-based Neuromorphic Computing System . In Proceedings of the Conference on Design, Automation & Test in Europe. Dresden. L. Xia, B. Li, T. Tang, P. Gu, X. Yin, W. Huangfu, P.-Y. Chen, S. Yu, Y. Cao, Y. Wang, Y. Xie, and H. Yang. 2016. MNSIM: Simulation Platform for Memristor-based Neuromorphic Computing System. In Proceedings of the Conference on Design, Automation & Test in Europe. Dresden."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). Taipei.","author":"Ji Y.","unstructured":"Y. Ji , Y. Zhang , S. Li , P. Chi , C. Jiang , P. Qu , Y. Xie , and W. Chen . 2016. NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints . In Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). Taipei. Y. Ji, Y. Zhang, S. Li, P. Chi, C. Jiang, P. Qu, Y. Xie, and W. Chen. 2016. NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints. In Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). Taipei."},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 22nd Asia and South Pacific Design Automation Conference (ASP-DAC). Chiba.","author":"Tang T.","unstructured":"T. Tang , L. Xia , B. Li , Y. Wang , and H. Yang . 2017. Binary Convolutional Neural Network on RRAM . In Proceedings of the 22nd Asia and South Pacific Design Automation Conference (ASP-DAC). Chiba. T. Tang, L. Xia, B. Li, Y. Wang, and H. Yang. 2017. Binary Convolutional Neural Network on RRAM. In Proceedings of the 22nd Asia and South Pacific Design Automation Conference (ASP-DAC). Chiba."},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the Conference on Design, Automation & Test in Europe. Lausanne, 19--24","author":"Chen L.","unstructured":"L. Chen , J. Li , Y. Chen , Q. Deng , J. Shen , X. Liang , and L. Jiang . 2017. Accelerator-friendly Neural-network Training: Learning Variations and Defects in RRAM Crossbar . In Proceedings of the Conference on Design, Automation & Test in Europe. Lausanne, 19--24 . L. Chen, J. Li, Y. Chen, Q. Deng, J. Shen, X. Liang, and L. Jiang. 2017. Accelerator-friendly Neural-network Training: Learning Variations and Defects in RRAM Crossbar. In Proceedings of the Conference on Design, Automation & Test in Europe. Lausanne, 19--24."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062311"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the 36th International Conference on Computer-Aided Design. Irvine, 533--540","author":"Ankit A.","unstructured":"A. Ankit , A. Sengupta , and K. Roy . 2017. TraNNsformer: Neural network transformation for memristive crossbar based neuromorphic system design . In Proceedings of the 36th International Conference on Computer-Aided Design. Irvine, 533--540 . A. Ankit, A. Sengupta, and K. Roy. 2017. TraNNsformer: Neural network transformation for memristive crossbar based neuromorphic system design. In Proceedings of the 36th International Conference on Computer-Aided Design. Irvine, 533--540."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218605"},{"key":"e_1_3_2_1_20_1","unstructured":"S. Jain A. Sengupta K. Roy and A. Raghunathan. 2018. Rx-Caffe: Framework for evaluating and training Deep Neural Networks on Resistive Crossbars. arXiv.  S. Jain A. Sengupta K. Roy and A. Raghunathan. 2018. Rx-Caffe: Framework for evaluating and training Deep Neural Networks on Resistive Crossbars. arXiv."},{"key":"e_1_3_2_1_21_1","unstructured":"Y. Kim H. Kim and J.-J. Kim. 2018. Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators. arXiv.  Y. Kim H. Kim and J.-J. Kim. 2018. Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators. arXiv."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19870674"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.3995"},{"key":"e_1_3_2_1_24_1","volume-title":"2016 IEEE Asian Solid-State Circuits Conference, A-SSCC 2016 - Proceedings.","author":"Bankman D.","unstructured":"D. Bankman and B. Murmann . 2016. An 8-bit, 16 input, 3.2 pJ\/op switched-capacitor dot product circuit in 28-nm FDSOI CMOS . In 2016 IEEE Asian Solid-State Circuits Conference, A-SSCC 2016 - Proceedings. D. Bankman and B. Murmann. 2016. An 8-bit, 16 input, 3.2 pJ\/op switched-capacitor dot product circuit in 28-nm FDSOI CMOS. In 2016 IEEE Asian Solid-State Circuits Conference, A-SSCC 2016 - Proceedings."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2599536"},{"key":"e_1_3_2_1_26_1","volume-title":"Digest of Technical Papers - IEEE International Solid-State Circuits Conference.","author":"Bankman D.","unstructured":"D. Bankman , L. Yang , B. Moons , M. Verhelst , and B. Murmann . 2018. An always-on 3.8μJ\/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28nm CMOS . In Digest of Technical Papers - IEEE International Solid-State Circuits Conference. D. Bankman, L. Yang, B. Moons, M. Verhelst, and B. Murmann. 2018. An always-on 3.8μJ\/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28nm CMOS. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference."},{"key":"e_1_3_2_1_27_1","unstructured":"N. Zmora G. Jacob and G. Novik. 2018. Neural Network Distiller. (2018).  N. Zmora G. Jacob and G. Novik. 2018. Neural Network Distiller. (2018)."},{"key":"e_1_3_2_1_28_1","unstructured":"S. Zhou Y. Wu Z. Ni X. Zhou H. Wen and Y. Zou. 2016. DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients. arXiv.  S. Zhou Y. Wu Z. Ni X. Zhou H. Wen and Y. Zou. 2016. DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients. arXiv."},{"key":"e_1_3_2_1_29_1","volume-title":"Analog-to-Digital Conversion","author":"Pelgrom M.","unstructured":"M. Pelgrom . 2017. Analog-to-Digital Conversion . ( 3 rd ed.). Springer . M. Pelgrom. 2017. Analog-to-Digital Conversion. (3rd ed.). Springer.","edition":"3"},{"key":"e_1_3_2_1_30_1","unstructured":"B. Murmann. 2018. ADC Performance Survey 1997-2018. (2018). https:\/\/web.stanford.edu\/~murmann\/adcsurvey.html.  B. Murmann. 2018. ADC Performance Survey 1997-2018. (2018). https:\/\/web.stanford.edu\/~murmann\/adcsurvey.html."}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","location":"Las Vegas NV USA","acronym":"DAC '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317770","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:03Z","timestamp":1750208883000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317770"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":30,"alternative-id":["10.1145\/3316781.3317770","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317770","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}