{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:20:12Z","timestamp":1773843612850,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":4,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["N00014-17-1-2950"],"award-info":[{"award-number":["N00014-17-1-2950"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317775","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse"],"prefix":"10.1145","author":[{"given":"Jinwoo","family":"Kim","sequence":"first","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Gauthaman","family":"Murali","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Heechun","family":"Park","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Eric","family":"Qin","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Hyoukjun","family":"Kwon","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Venkata","family":"Chaitanya","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Krishna","family":"Chekuri","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Nihar","family":"Dasari","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Arvind","family":"Singh","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Minah","family":"Lee","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Hakki Mert","family":"Torun","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Kallol","family":"Roy","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Madhavan","family":"Swaminathan","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"School of ECE, Georgia Institute of Technology, Atlanta, GA"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"opensmart: Single-cycle multi-hop noc generator in bsv and chisel.  opensmart: Single-cycle multi-hop noc generator in bsv and chisel."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248841"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593142"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980095"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","location":"Las Vegas NV USA","acronym":"DAC '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317775","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317775","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:03Z","timestamp":1750208883000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317775"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":4,"alternative-id":["10.1145\/3316781.3317775","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317775","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}