{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:27:26Z","timestamp":1763724446259,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317810","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Efficient GPU NVRAM Persistence with Helper Warps"],"prefix":"10.1145","author":[{"given":"Sui","family":"Chen","sequence":"first","affiliation":[{"name":"Louisiana State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Faen","family":"Zhang","sequence":"additional","affiliation":[{"name":"Ainnovation Technology Ltd."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Liu","sequence":"additional","affiliation":[{"name":"SKLCA, Institute of Computing Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lu","family":"Peng","sequence":"additional","affiliation":[{"name":"Louisiana State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429400"},{"key":"e_1_3_2_1_2_1","volume-title":"Trasactional Memory: Architectural Support for Lock-free Data Structures","author":"Herlihy M.","year":"1993","unstructured":"M. Herlihy and J. E. B. Moss , Trasactional Memory: Architectural Support for Lock-free Data Structures . IEEE Computers Society Press , 1993 . M. Herlihy and J. E. B. Moss, Trasactional Memory: Architectural Support for Lock-free Data Structures. IEEE Computers Society Press, 1993."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544139"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2014.55"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540743"},{"key":"e_1_3_2_1_6_1","first-page":"274","volume-title":"Efficient GPU Hardware Transactional Memory through Early Conflict Resolution,\" in Proceedings of the 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Chen S.","year":"2016","unstructured":"S. Chen and L. Peng , \" Efficient GPU Hardware Transactional Memory through Early Conflict Resolution,\" in Proceedings of the 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA) , pp. 274 -- 284 , March 2016 . S. Chen and L. Peng, \"Efficient GPU Hardware Transactional Memory through Early Conflict Resolution,\" in Proceedings of the 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 274--284, March 2016."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080204"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037714"},{"key":"e_1_3_2_1_9_1","first-page":"361","volume-title":"Atom: Atomic durability in non-volatile memory through hardware logging,\" in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Joshi A.","year":"2017","unstructured":"A. Joshi , V. Nagarajan , S. Viglas , and M. Cintra , \" Atom: Atomic durability in non-volatile memory through hardware logging,\" in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) , pp. 361 -- 372 , Feb 2017 . A. Joshi, V. Nagarajan, S. Viglas, and M. Cintra, \"Atom: Atomic durability in non-volatile memory through hardware logging,\" in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 361--372, Feb 2017."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950380"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2908175"},{"key":"e_1_3_2_1_13_1","first-page":"93","volume-title":"PACT '13, (Piscataway, NJ, USA)","author":"Wang B.","year":"2013","unstructured":"B. Wang , B. Wu , D. Li , X. Shen , W. Yu , Y. Jiao , and J. S. Vetter , \" Exploring Hybrid Memory for GPU Energy Efficiency through Software-Hardware Co-Design,\" in Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques , PACT '13, (Piscataway, NJ, USA) , pp. 93 -- 102 , IEEE Press , 2013 . B. Wang, B. Wu, D. Li, X. Shen, W. Yu, Y. Jiao, and J. S. Vetter, \"Exploring Hybrid Memory for GPU Energy Efficiency through Software-Hardware Co-Design,\" in Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, PACT '13, (Piscataway, NJ, USA), pp. 93--102, IEEE Press, 2013."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665712"},{"key":"e_1_3_2_1_15_1","unstructured":"Intel Corporation \"Intel Optane DC Persistent Memory Now Sampling.\" http:\/\/www.legitreviews.com\/intel-optanedc-persistent-memory-now-sampling_205757 2018. Retrieved on 2018-11-24.  Intel Corporation \"Intel Optane DC Persistent Memory Now Sampling.\" http:\/\/www.legitreviews.com\/intel-optanedc-persistent-memory-now-sampling_205757 2018. Retrieved on 2018-11-24."},{"key":"e_1_3_2_1_16_1","unstructured":"Advanced Micro Devices \"Radeon's next-generation Vega architecture\" 2017. Retrieved on 2018-11-24.  Advanced Micro Devices \"Radeon's next-generation Vega architecture\" 2017. Retrieved on 2018-11-24."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2731776"},{"key":"e_1_3_2_1_18_1","unstructured":"E. Kim \"'How Fast is Fast?' Block IO Performance on a RAM Disk \" Proceedings of the Storage Networking Industry Association (SNIA) Data Storage Innovation Conference (DSI 2015).  E. Kim \"'How Fast is Fast?' Block IO Performance on a RAM Disk \" Proceedings of the Storage Networking Industry Association (SNIA) Data Storage Innovation Conference (DSI 2015)."},{"key":"e_1_3_2_1_19_1","first-page":"1021","volume-title":"Orlando","author":"Shantharam M.","year":"2017","unstructured":"M. Shantharam , K. Iwabuchi , P. Cicotti , L. Carrington , M. Gokhale and R. Pearce , \" Performance Evaluation of Scale-Free Graph Algorithms in Low Latency Non-volatile Memory,\" 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW) , Orlando , Florida, USA , 2017 , pp. 1021 -- 1028 . M. Shantharam, K. Iwabuchi, P. Cicotti, L. Carrington, M. Gokhale and R. Pearce, \"Performance Evaluation of Scale-Free Graph Algorithms in Low Latency Non-volatile Memory,\" 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), Orlando, Florida, USA, 2017, pp. 1021--1028."},{"key":"e_1_3_2_1_20_1","first-page":"33","volume-title":"octrees, and k-d trees,\" in Proceedings of the Fourth ACM SIGGRAPH \/ Eurographics Conference on High-Performance Graphics","author":"Karras T.","year":"2012","unstructured":"T. Karras , \" Maximizing parallelism in the construction of bvhs , octrees, and k-d trees,\" in Proceedings of the Fourth ACM SIGGRAPH \/ Eurographics Conference on High-Performance Graphics , EGGH-HPG'12, Aire-la-Ville, Switzerland, Switzerland , pp. 33 -- 37 , Eurographics Association , 2012 . T. Karras, \"Maximizing parallelism in the construction of bvhs, octrees, and k-d trees,\" in Proceedings of the Fourth ACM SIGGRAPH \/ Eurographics Conference on High-Performance Graphics, EGGH-HPG'12, Aire-la-Ville, Switzerland, Switzerland, pp. 33--37, Eurographics Association, 2012."}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317810","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:08:03Z","timestamp":1750208883000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317810"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":20,"alternative-id":["10.1145\/3316781.3317810","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317810","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}