{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:07Z","timestamp":1750220947090,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317830","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["FPGA-Based Emulation of Embedded DRAMs for Statistical Error Resilience Evaluation of Approximate Computing Systems"],"prefix":"10.1145","author":[{"given":"Marco","family":"Widmer","sequence":"first","affiliation":[{"name":"EPFL, Switzerland"}]},{"given":"Andrea","family":"Bonetti","sequence":"additional","affiliation":[{"name":"EPFL, Switzerland"}]},{"given":"Andreas","family":"Burg","sequence":"additional","affiliation":[{"name":"EPFL, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"36","volume-title":"IBM z14: 14nm Microprocessor for the Next-Generation Mainframe,\" in 2018 IEEE ISSCC","author":"Berry C.","year":"2018","unstructured":"C. Berry , \" IBM z14: 14nm Microprocessor for the Next-Generation Mainframe,\" in 2018 IEEE ISSCC , pp. 36 -- 38 , Feb 2018 . C. Berry et al., \"IBM z14: 14nm Microprocessor for the Next-Generation Mainframe,\" in 2018 IEEE ISSCC, pp. 36--38, Feb 2018."},{"key":"e_1_3_2_1_2_1","volume-title":"Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks,\" IEEE JSSCC","author":"Chen Y. H.","year":"2017","unstructured":"Y. H. Chen , \" Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks,\" IEEE JSSCC , vol. 52 , Jan 2017 . Y. H. Chen et al., \"Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks,\" IEEE JSSCC, vol. 52, Jan 2017."},{"key":"e_1_3_2_1_3_1","volume-title":"June","author":"Tikekar M.","year":"2017","unstructured":"M. Tikekar , \" A fully-integrated energy-efficient H.265\/HEVC decoder with eDRAM for wearable devices,\" in 2017 Symposium on VLSI Circuits , June 2017 . M. Tikekar et al., \"A fully-integrated energy-efficient H.265\/HEVC decoder with eDRAM for wearable devices,\" in 2017 Symposium on VLSI Circuits, June 2017."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820145"},{"key":"e_1_3_2_1_6_1","first-page":"1","volume-title":"Approximate computing with unreliable dynamic memories,\" in 2015 IEEE NEWCAS","author":"Ganapathy S.","year":"2015","unstructured":"S. Ganapathy , \" Approximate computing with unreliable dynamic memories,\" in 2015 IEEE NEWCAS , pp. 1 -- 4 , June 2015 . S. Ganapathy et al., \"Approximate computing with unreliable dynamic memories,\" in 2015 IEEE NEWCAS, pp. 1--4, June 2015."},{"key":"e_1_3_2_1_7_1","first-page":"489","volume-title":"Energy versus data integrity trade-offs in embedded high-density logic compatible dynamic memories,\" in 2015 DATE","author":"Teman A.","year":"2015","unstructured":"A. Teman , \" Energy versus data integrity trade-offs in embedded high-density logic compatible dynamic memories,\" in 2015 DATE , pp. 489 -- 494 , March 2015 . A. Teman et al., \"Energy versus data integrity trade-offs in embedded high-density logic compatible dynamic memories,\" in 2015 DATE, pp. 489--494, March 2015."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2393860"},{"key":"e_1_3_2_1_9_1","first-page":"390","volume-title":"Efficient reliability management in SoCs - an approximate DRAM perspective,\" in 2016 ASP-DAC","author":"Jung M.","year":"2016","unstructured":"M. Jung , \" Efficient reliability management in SoCs - an approximate DRAM perspective,\" in 2016 ASP-DAC , pp. 390 -- 394 , Jan 2016 . M. Jung et al., \"Efficient reliability management in SoCs - an approximate DRAM perspective,\" in 2016 ASP-DAC, pp. 390--394, Jan 2016."},{"key":"e_1_3_2_1_10_1","first-page":"96","volume-title":"Exploring system performance using elastic traces: Fast, accurate and portable,\" in 2016 SAMOS","author":"Jagtap R.","year":"2016","unstructured":"R. Jagtap , \" Exploring system performance using elastic traces: Fast, accurate and portable,\" in 2016 SAMOS , pp. 96 -- 105 , July 2016 . R. Jagtap et al., \"Exploring system performance using elastic traces: Fast, accurate and portable,\" in 2016 SAMOS, pp. 96--105, July 2016."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_13_1","unstructured":"\"eDRAM Emulator for Statistical Error Resilience Evaluation of Approximate Computing Systems.\" https:\/\/tcl.epfl.ch\/edramemu 2019.  \"eDRAM Emulator for Statistical Error Resilience Evaluation of Approximate Computing Systems.\" https:\/\/tcl.epfl.ch\/edramemu 2019."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/3134577"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007155"},{"key":"e_1_3_2_1_16_1","volume-title":"A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches,\" IEEE JSSC","author":"Chun K. C.","year":"2011","unstructured":"K. C. Chun , \" A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches,\" IEEE JSSC , vol. 46 , June 2011 . K. C. Chun et al., \"A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches,\" IEEE JSSC, vol. 46, June 2011."},{"key":"e_1_3_2_1_17_1","first-page":"1245","article-title":"A 4-Transistor nMOS-Only Logic-Compatible Gain-Cell Embedded DRAM With Over 1.6-ms Retention Time at 700 mV in 28-nm FD-SOI","volume":"65","author":"Giterman R.","year":"2018","unstructured":"R. Giterman , \" A 4-Transistor nMOS-Only Logic-Compatible Gain-Cell Embedded DRAM With Over 1.6-ms Retention Time at 700 mV in 28-nm FD-SOI ,\" IEEE TCAS-I , vol. 65 , pp. 1245 -- 1256 , April 2018 . R. Giterman et al., \"A 4-Transistor nMOS-Only Logic-Compatible Gain-Cell Embedded DRAM With Over 1.6-ms Retention Time at 700 mV in 28-nm FD-SOI,\" IEEE TCAS-I, vol. 65, pp. 1245--1256, April 2018.","journal-title":"IEEE TCAS-I"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306794"},{"key":"e_1_3_2_1_20_1","first-page":"3","volume-title":"MiBench: A free, commercially representative embedded benchmark suite,\" in 2001 IEEE IWWC","author":"Guthaus M. R.","year":"2001","unstructured":"M. R. Guthaus , \" MiBench: A free, commercially representative embedded benchmark suite,\" in 2001 IEEE IWWC , pp. 3 -- 14 , Dec 2001 . M. R. Guthaus et al., \"MiBench: A free, commercially representative embedded benchmark suite,\" in 2001 IEEE IWWC, pp. 3--14, Dec 2001."},{"key":"e_1_3_2_1_21_1","unstructured":"A. Carter \"MNIST Neural Network in C \" available at https:\/\/github.com\/AndrewCarterUK\/mnist-neural-network-plain-c.  A. Carter \"MNIST Neural Network in C \" available at https:\/\/github.com\/AndrewCarterUK\/mnist-neural-network-plain-c."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594282"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317830","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:52Z","timestamp":1750204432000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317830"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":22,"alternative-id":["10.1145\/3316781.3317830","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317830","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}