{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:07Z","timestamp":1750220947678,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["SPP-1500"],"award-info":[{"award-number":["SPP-1500"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317849","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["LifeGuard"],"prefix":"10.1145","author":[{"given":"Vijeta","family":"Rathore","sequence":"first","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University (NTU), Singapore"}]},{"given":"Vivek","family":"Chaturvedi","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Palakkad, India"}]},{"given":"Amit K.","family":"Singh","sequence":"additional","affiliation":[{"name":"School of Computer Science and Electronic Engineering, University of Essex, UK"}]},{"given":"Thambipillai","family":"Srikanthan","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Nanyang Technological University (NTU), Singapore"}]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[{"name":"Institute of Computer Engineering, Technische Universit\u00e4t Wien (TU Wien), Austria"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009733"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593229"},{"issue":"2","key":"e_1_3_2_1_3_1","first-page":"183","article-title":"Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration","volume":"37","author":"Bowman K. A.","year":"2002","unstructured":"K. A. Bowman Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration . JSSC , 37 ( 2 ): 183 -- 190 , 2002 . K. A. Bowman et al. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. JSSC, 37(2):183--190, 2002.","journal-title":"JSSC"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485457"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902996"},{"key":"e_1_3_2_1_6_1","volume-title":"DATE","author":"Rathore V.","year":"2018","unstructured":"V. Rathore , : A hierarchical mapping approach for enhancing lifetime reliability of dark silicon manycore systems . DATE , 2018 . V. Rathore, et al. Himap: A hierarchical mapping approach for enhancing lifetime reliability of dark silicon manycore systems. DATE, 2018."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744849"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"e_1_3_2_1_10_1","volume-title":"Reinforcement learning: An introduction","author":"Sutton R. S.","year":"2018","unstructured":"R. S. Sutton Reinforcement learning: An introduction . MIT press , 2018 . R. S. Sutton et al. Reinforcement learning: An introduction. MIT press, 2018."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024735"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2691365.2691372"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593199"},{"key":"e_1_3_2_1_14_1","volume-title":"Computers and intractability: A guide to the theory of npcompleteness (series of books in the mathematical sciences), ed. Computers and Intractability, page 340","author":"Garey M. R.","year":"1979","unstructured":"M. R. Garey Computers and intractability: A guide to the theory of npcompleteness (series of books in the mathematical sciences), ed. Computers and Intractability, page 340 , 1979 . M. R. Garey et al. Computers and intractability: A guide to the theory of npcompleteness (series of books in the mathematical sciences), ed. Computers and Intractability, page 340, 1979."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488734"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786578"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897980"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.132"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000108"},{"key":"e_1_3_2_1_20_1","unstructured":"Quad-Core Intel Xeon Processor 5400 Series. https:\/\/www.intel.com\/assets\/PDF\/datasheet\/318589.pdf.  Quad-Core Intel Xeon Processor 5400 Series. https:\/\/www.intel.com\/assets\/PDF\/datasheet\/318589.pdf."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523231"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178046"},{"key":"e_1_3_2_1_23_1","first-page":"16","volume-title":"Proc. TAU","author":"Agarwal A.","year":"2002","unstructured":"A. Agarwal , Path-based statistical timing analysis considering inter-and intra-die correlations . In Proc. TAU , pages 16 -- 21 , 2002 . A. Agarwal, et al. Path-based statistical timing analysis considering inter-and intra-die correlations. In Proc. TAU, pages 16--21, 2002."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485301"},{"issue":"3","key":"e_1_3_2_1_25_1","first-page":"266","article-title":"Characteristics of the surface-state charge (qss) of thermally oxidized silicon","volume":"114","author":"Deal B. E.","year":"1967","unstructured":"B. E. Deal , Characteristics of the surface-state charge (qss) of thermally oxidized silicon . JES , 114 ( 3 ): 266 -- 274 , 1967 . B. E. Deal, et al. Characteristics of the surface-state charge (qss) of thermally oxidized silicon. JES, 114(3):266--274, 1967.","journal-title":"JES"},{"issue":"5","key":"e_1_3_2_1_26_1","first-page":"301","article-title":"A fully decoded 2048-bit electrically programmable famos read-only memory","volume":"6","author":"Frohman-Bentchkowsky D.","year":"1971","unstructured":"D. Frohman-Bentchkowsky . A fully decoded 2048-bit electrically programmable famos read-only memory . JSSC , 6 ( 5 ): 301 -- 306 , 1971 . D. Frohman-Bentchkowsky. A fully decoded 2048-bit electrically programmable famos read-only memory. JSSC, 6(5):301--306, 1971.","journal-title":"JSSC"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1604480"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.08.002"},{"key":"e_1_3_2_1_29_1","unstructured":"T. E. Carlson etal Sniper: Scalable and accurate parallel multi-core simulation. Intel European Exascale Labs page 22.  T. E. Carlson et al. Sniper: Scalable and accurate parallel multi-core simulation. Intel European Exascale Labs page 22."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317849","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:52Z","timestamp":1750204432000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317849"}},"subtitle":["A Reinforcement Learning-Based Task Mapping Strategy for Performance-Centric Aging Management"],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":31,"alternative-id":["10.1145\/3316781.3317849","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317849","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}