{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:48:16Z","timestamp":1774687696155,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317868","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["NCTUcell"],"prefix":"10.1145","author":[{"given":"Yih-Lang","family":"Li","sequence":"first","affiliation":[{"name":"Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Ting","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinichi","family":"Nishizawa","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Engineering, Saitama University, Saitama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong-Yan","family":"Su","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Jie","family":"Fong","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oscar","family":"Chen","sequence":"additional","affiliation":[{"name":"AnaGlobe Technology, Inc. Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidetoshi","family":"Onodera","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer Engineering, Kyoto University, Kyoto, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"of DATE","author":"Du Yuelin","year":"2014"},{"key":"e_1_3_2_1_2_1","first-page":"1","article-title":"14 nm FinFET stress engineering with epitaxial SiGe source\/drain","author":"Choi Munkang","year":"2012","journal-title":"ISTDM"},{"key":"e_1_3_2_1_3_1","volume-title":"FinFET structure design and variability analysis enabled by TCAD: http:\/\/www.edn.com\/design\/eda-design\/4398011\/2\/FinFET-structure-design-and-variability-analysis-enabled-by-TCAD-","author":"Victor Moroz","year":"2012"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.55207"},{"key":"e_1_3_2_1_6_1","first-page":"1647","article-title":"Simultaneous transistor pairing and placement for CMOS standard cells","author":"Lu Ang","year":"2015","journal-title":"Proc. of DATE"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036672"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228470"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2292514"},{"key":"e_1_3_2_1_10_1","first-page":"245","article-title":"Practical ILP-based routing of standard cells","author":"Lu Hsueh-Ju","year":"2016","journal-title":"Proc. of DATE"},{"key":"e_1_3_2_1_11_1","volume-title":"Issue 3","author":"Yih-Lang Li Efficient","year":"2018"},{"key":"e_1_3_2_1_12_1","unstructured":"ASAP7 PDK DESIGN RULE MANUAL: http:\/\/asap.asu.edu\/asap\/#technical.  ASAP7 PDK DESIGN RULE MANUAL: http:\/\/asap.asu.edu\/asap\/#technical."}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","location":"Las Vegas NV USA","acronym":"DAC '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317868","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:53Z","timestamp":1750204433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317868"}},"subtitle":["A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map"],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":12,"alternative-id":["10.1145\/3316781.3317868","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317868","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}