{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:43:41Z","timestamp":1761324221060,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317881","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Performance-aware Wear Leveling for Block RAM in Nonvolatile FPGAs"],"prefix":"10.1145","author":[{"given":"Shuo","family":"Huai","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, Shandong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weining","family":"Song","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengying","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaojun","family":"Cai","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiping","family":"Jia","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840857"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"volume-title":"Weiche Tseng, and Edwin Hsingmean Sha.","year":"2013","author":"Hu Jingtong","key":"e_1_3_2_1_3_1"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306582"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.46"},{"volume-title":"Enhancing lifetime of NVM-based main memory with bit shifting and flipping. Embedded and Real-time Computing Systems and Applications","year":"2014","author":"Luo Xianlu","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2355193"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509587"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECMSM.2015.7208700"},{"volume-title":"Chenkai Shao, Asit K Mishra, and Hadi Esmaeilzadeh.","year":"2016","author":"Sharma Hardik","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"volume-title":"Xilinx next generation 28 nm FPGA technology overview. by Xilinx white paper","year":"2010","author":"Wu Xin","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","unstructured":"Xilinx 2016. 7 Series FPGAs Memory Resources User Guide (v 1.12). Xilinx.  Xilinx 2016. 7 Series FPGAs Memory Resources User Guide (v 1.12). Xilinx."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294013"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428038"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062198"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021731"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2840819.2840825"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317881","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:53Z","timestamp":1750204433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317881"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":21,"alternative-id":["10.1145\/3316781.3317881","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317881","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}