{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T06:55:58Z","timestamp":1769756158636,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317899","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["RFTC"],"prefix":"10.1145","author":[{"given":"Darshana","family":"Jayasinghe","sequence":"first","affiliation":[{"name":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aleksandar","family":"Ignjatovic","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, University of New South Wales, Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Federal Information Processing Standards Publication 197 announcing the ADVANCED ENCRYPTION STANDARD (AES). 2001.  Federal Information Processing Standards Publication 197 announcing the ADVANCED ENCRYPTION STANDARD (AES). 2001."},{"key":"e_1_3_2_1_2_1","unstructured":"Altera. Altera I\/O Phase-Locked Loop (Altera IOPLL) 2015. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/archives\/ug-altera-iopll-15.0.pdf.  Altera. Altera I\/O Phase-Locked Loop (Altera IOPLL) 2015. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/archives\/ug-altera-iopll-15.0.pdf."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774887"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465395"},{"key":"e_1_3_2_1_6_1","volume-title":"ICMC 2013","author":"Cooper J.","year":"2013"},{"key":"e_1_3_2_1_7_1","first-page":"95","volume-title":"Analysis and improvement of the random delay countermeasure of CHES","author":"Coron J.-S.","year":"2009"},{"key":"e_1_3_2_1_8_1","volume-title":"IACR","author":"Fledel D."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/2044928.2044932"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057677"},{"key":"e_1_3_2_1_12_1","first-page":"536","volume-title":"Principal component analysis and side-channel attacks-master thesis","author":"Hogenboom L. B. J.","year":"2010"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974678"},{"key":"e_1_3_2_1_14_1","first-page":"201","volume-title":"FTP","author":"Lu Y.","year":"2008"},{"key":"e_1_3_2_1_15_1","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security)","author":"Mangard S.","year":"2007"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27257-8_17"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-37288-9_15"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2016.7803910"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00118"},{"key":"e_1_3_2_1_20_1","first-page":"407","volume-title":"First Principal Components Analysis: A New Side Channel Distinguisher","author":"Souissi Y.","year":"2011"},{"key":"e_1_3_2_1_21_1","volume-title":"https:\/\/www.xilinx.com\/support\/documentation\/application notes\/xapp888 7Series DynamicRecon.pdf","author":"Tatsukawa J.","year":"2017"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1964621.1964632"},{"key":"e_1_3_2_1_23_1","volume-title":"7 series FPGAs clocking resources","year":"2011"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","location":"Las Vegas NV USA","acronym":"DAC '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317899","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317899","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:53Z","timestamp":1750204433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317899"}},"subtitle":["Runtime Frequency Tuning Countermeasure Using FPGA Dynamic Reconfiguration to Mitigate Power Analysis Attacks"],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":22,"alternative-id":["10.1145\/3316781.3317899","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317899","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}