{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:03Z","timestamp":1750220943680,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":54,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Semiconductor Research Corporation"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Defense Threat Reduction Agency"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3323474","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-4","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Cross-Layer Resilience"],"prefix":"10.1145","author":[{"given":"Eric","family":"Cheng","sequence":"first","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Daniel-Mueller-Gritschneder","sequence":"additional","affiliation":[{"name":"Technical University of Munich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob","family":"Abraham","sequence":"additional","affiliation":[{"name":"University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[{"name":"IBM Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alper","family":"Buyuktosunoglu","sequence":"additional","affiliation":[{"name":"IBM Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyungmin","family":"Cho","sequence":"additional","affiliation":[{"name":"Hongik University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanjing","family":"Li","sequence":"additional","affiliation":[{"name":"University of Chicago"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Uzair","family":"Sharif","sequence":"additional","affiliation":[{"name":"Technical University of Munich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[{"name":"University of Virginia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mircea","family":"Stan","sequence":"additional","affiliation":[{"name":"University of Virginia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[{"name":"Technical University of Munich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.376"},{"key":"e_1_3_2_1_3_1","volume-title":"The N3XT approach to energy-efficient abundant-data computing,\" Proceedings of the IEEE","author":"Aly M.","year":"2019","unstructured":"{Aly 19} M. Aly , , \" The N3XT approach to energy-efficient abundant-data computing,\" Proceedings of the IEEE , 2019 . {Aly 19} M. Aly, et al., \"The N3XT approach to energy-efficient abundant-data computing,\" Proceedings of the IEEE, 2019."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.27"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"e_1_3_2_1_6_1","volume-title":"Resilient and energy-secure power management,\" ISLPED","author":"Bose P.","year":"2017","unstructured":"{Bose 17} P. Bose and A. Buyuktosunoglu , \" Resilient and energy-secure power management,\" ISLPED , 2017 . {Bose 17} P. Bose and A. Buyuktosunoglu, \"Resilient and energy-secure power management,\" ISLPED, 2017."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.14529\/jsfi140101"},{"key":"e_1_3_2_1_8_1","volume-title":"Design techniques for cross-layer resilience,\" DATE","author":"Carter N.P.","year":"2010","unstructured":"{Carter 10} N.P. Carter , H. Naeimi , and D.S. Gardner , \" Design techniques for cross-layer resilience,\" DATE , 2010 . {Carter 10} N.P. Carter, H. Naeimi, and D.S. Gardner, \"Design techniques for cross-layer resilience,\" DATE, 2010."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.56"},{"key":"e_1_3_2_1_10_1","volume-title":"Resilient low voltage accelerators for high energy efficiency,\" HPCA","author":"Chandramoorthy N.","year":"2019","unstructured":"{Chandramoorthy 19} N. Chandramoorthy , , \" Resilient low voltage accelerators for high energy efficiency,\" HPCA , 2019 . {Chandramoorthy 19} N. Chandramoorthy, et al., \"Resilient low voltage accelerators for high energy efficiency,\" HPCA, 2019."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897996"},{"key":"e_1_3_2_1_12_1","volume-title":"Cross-layer resilience in low-voltage digital systems: key insights,\" ICCD","author":"Cheng E.","year":"2017","unstructured":"{Cheng 17} E. Cheng , , \" Cross-layer resilience in low-voltage digital systems: key insights,\" ICCD , 2017 . {Cheng 17} E. Cheng, et al., \"Cross-layer resilience in low-voltage digital systems: key insights,\" ICCD, 2017."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2752705"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2179038"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488859"},{"key":"e_1_3_2_1_17_1","author":"Cho H.","year":"2017","unstructured":"{Cho 17} H. Cho , Trans. CAD , 2017 . {Cho 17} H. Cho, et al., \"System-level effects of soft errors in uncore components,\" IEEE Trans. CAD, 2017.","journal-title":"Trans. CAD"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"{DeHon 10} A. Dehon H.M. Quinn N.P. Carter \"Vision for cross-layer optimization to address the dual challenges of energy and reliability \" DATE 2010.   {DeHon 10} A. Dehon H.M. Quinn N.P. Carter \"Vision for cross-layer optimization to address the dual challenges of energy and reliability \" DATE 2010.","DOI":"10.1109\/DATE.2010.5456959"},{"key":"e_1_3_2_1_19_1","volume-title":"electronic and programmable electronic control systems EN 62061","author":"DIN","year":"2016","unstructured":"{ DIN 16} Safety of machinery - Functional safety of safety-related electrical , electronic and programmable electronic control systems EN 62061 , 2016 {DIN 16} Safety of machinery - Functional safety of safety-related electrical, electronic and programmable electronic control systems EN 62061, 2016"},{"key":"e_1_3_2_1_20_1","author":"Grossi A.","year":"2019","unstructured":"{Grossi 19} A. Grossi , RRAM endurance: array-level characterization and correction techniques targeting deep learning applications,\" IEEE Trans. Electron Devices , 2019 . {Grossi 19} A. Grossi, et al., \"Resistive RRAM endurance: array-level characterization and correction techniques targeting deep learning applications,\" IEEE Trans. Electron Devices, 2019.","journal-title":"Trans. Electron Devices"},{"key":"e_1_3_2_1_21_1","volume-title":"Cross-layer system resilience at affordable power,\" IRPS","author":"Gupta M.S.","year":"2014","unstructured":"{Gupta 14} M.S. Gupta , J.A. Rivers , L. Wang , and P. Bose , \" Cross-layer system resilience at affordable power,\" IRPS , 2014 . {Gupta 14} M.S. Gupta, J.A. Rivers, L. Wang, and P. Bose, \"Cross-layer system resilience at affordable power,\" IRPS, 2014."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596683"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676475"},{"key":"e_1_3_2_1_24_1","volume-title":"VAST: virtualization-assisted concurrent autonomous self-test,\" ITC","author":"Inoue H.","year":"2008","unstructured":"{Inoue 08} H. Inoue , Y. Li , and S. Mitra , \" VAST: virtualization-assisted concurrent autonomous self-test,\" ITC , 2008 . {Inoue 08} H. Inoue, Y. Li, and S. Mitra, \"VAST: virtualization-assisted concurrent autonomous self-test,\" ITC, 2008."},{"key":"e_1_3_2_1_25_1","unstructured":"{ISO 11} ISO Road vehicles -- Functional safety. (ISO 26262) ISO Geneva Switzerland 2011.  {ISO 11} ISO Road vehicles -- Functional safety. (ISO 26262) ISO Geneva Switzerland 2011."},{"key":"e_1_3_2_1_26_1","volume-title":"VLSI Circuits","author":"Kim Y.M.","year":"2010","unstructured":"{Kim 10} Y.M. Kim , gate oxide early-life failure detection in robust systems,\" Symp . VLSI Circuits , 2010 . {Kim 10} Y.M. Kim, et al., \"Low-cost gate oxide early-life failure detection in robust systems,\" Symp. VLSI Circuits, 2010."},{"key":"e_1_3_2_1_27_1","volume-title":"Detection of early-life failures in high-k metal-gate transistors and ultra low-k inter-metal dielectrics,\" CICC","author":"Kim Y.M.","year":"2013","unstructured":"{Kim 13} Y.M. Kim , , \" Detection of early-life failures in high-k metal-gate transistors and ultra low-k inter-metal dielectrics,\" CICC , 2013 . {Kim 13} Y.M. Kim, et al., \"Detection of early-life failures in high-k metal-gate transistors and ultra low-k inter-metal dielectrics,\" CICC, 2013."},{"key":"e_1_3_2_1_28_1","volume-title":"LEAP: layout design through error-aware transistor positioning for soft-error resilient sequential cell design,\" IRPS","author":"Lee H.K.","year":"2010","unstructured":"{Lee 10} H.- H.K. Lee , , \" LEAP: layout design through error-aware transistor positioning for soft-error resilient sequential cell design,\" IRPS , 2010 . {Lee 10} H.-H.K. Lee, et al., \"LEAP: layout design through error-aware transistor positioning for soft-error resilient sequential cell design,\" IRPS, 2010."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155622"},{"key":"e_1_3_2_1_30_1","author":"Le B.","year":"2019","unstructured":"{Le 19} B. Le , RAM with multiple bits per cell: array-level demonstration of 3 bits per cell,\" IEEE Trans. Electron Devices , 2019 . {Le 19} B. Le, et al., \"Resistive RAM with multiple bits per cell: array-level demonstration of 3 bits per cell,\" IEEE Trans. Electron Devices, 2019.","journal-title":"Trans. Electron Devices"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403590"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687436"},{"key":"e_1_3_2_1_33_1","volume-title":"Concurrent autonomous self-test for uncore components in system-on-chips,\" VTS","author":"Li Y.","year":"2010","unstructured":"{Li 10} Y. Li , , \" Concurrent autonomous self-test for uncore components in system-on-chips,\" VTS , 2010 . {Li 10} Y. Li, et al., \"Concurrent autonomous self-test for uncore components in system-on-chips,\" VTS, 2010."},{"key":"e_1_3_2_1_35_1","volume-title":"Self-repair of uncore components in robust system-on-chips: an openSPARC T2 case study,\" ITC","author":"Li Y.","year":"2013","unstructured":"{Li 13b} Y. Li , , \" Self-repair of uncore components in robust system-on-chips: an openSPARC T2 case study,\" ITC , 2013 . {Li 13b} Y. Li, et al., \"Self-repair of uncore components in robust system-on-chips: an openSPARC T2 case study,\" ITC, 2013."},{"key":"e_1_3_2_1_36_1","author":"Lilja K.","year":"2013","unstructured":"{Lilja 13} K. Lilja , Trans. Nuclear Sc. , 2013 . {Lilja 13} K. Lilja, et al., \"Single-event performance and layout optimization of flip-flops in a 28-nm bulk technology,\" IEEE Trans. Nuclear Sc., 2013.","journal-title":"Trans. Nuclear Sc."},{"key":"e_1_3_2_1_37_1","volume-title":"Strategies for fault-tolerant, space-based computing: lessons learned from the ARGOS testbed,\" Aerospace Conf","author":"Lovellette M.N.","year":"2002","unstructured":"{Lovellette 02} M.N. Lovellette , , \" Strategies for fault-tolerant, space-based computing: lessons learned from the ARGOS testbed,\" Aerospace Conf ., 2002 . {Lovellette 02} M.N. Lovellette, et al., \"Strategies for fault-tolerant, space-based computing: lessons learned from the ARGOS testbed,\" Aerospace Conf., 2002."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676066"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.2145"},{"key":"e_1_3_2_1_40_1","volume-title":"actual defects,\" ITC","author":"McCluskey E.J.","year":"2000","unstructured":"{McCluskey 00} E.J. McCluskey and C.-W. Tseng , \"Stuck-fault tests vs. actual defects,\" ITC , 2000 . {McCluskey 00} E.J. McCluskey and C.-W. Tseng, \"Stuck-fault tests vs. actual defects,\" ITC, 2000."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100531"},{"key":"e_1_3_2_1_42_1","volume-title":"et.al., \"Rethinking error injection for effective resilience,\" ASP-DAC","author":"Mirkhani S.","year":"2014","unstructured":"{Mirkhani 14} S. Mirkhani , et.al., \"Rethinking error injection for effective resilience,\" ASP-DAC , 2014 . {Mirkhani 14} S. Mirkhani, et.al., \"Rethinking error injection for effective resilience,\" ASP-DAC, 2014."},{"key":"e_1_3_2_1_43_1","volume-title":"In-depth soft error vulnerability analysis using synthetic benchmarks,\" VTS","author":"Mirkhani S.","year":"2015","unstructured":"{Mirkhani 15} S. Mirkhani , B. Samynathan , and J. Abraham , \" In-depth soft error vulnerability analysis using synthetic benchmarks,\" VTS , 2015 . {Mirkhani 15} S. Mirkhani, B. Samynathan, and J. Abraham, \"In-depth soft error vulnerability analysis using synthetic benchmarks,\" VTS, 2015."},{"key":"e_1_3_2_1_44_1","volume-title":"The resilience wall: Cross-layer solution strategies,\" VLSI-TSA","author":"Mitra S.","year":"2014","unstructured":"{Mitra 14} S. Mitra , , \" The resilience wall: Cross-layer solution strategies,\" VLSI-TSA , 2014 . {Mitra 14} S. Mitra, et al., \"The resilience wall: Cross-layer solution strategies,\" VLSI-TSA, 2014."},{"key":"e_1_3_2_1_45_1","volume-title":"ETISS-ML: a multi-level instruction set simulator with rtl-level fault injection support for the evaluation of cross-layer resiliency techniques,\" DATE","author":"Mueller-Gritschneder D.","year":"2018","unstructured":"{Mueller-Gritschneder 18a} D. Mueller-Gritschneder , , \" ETISS-ML: a multi-level instruction set simulator with rtl-level fault injection support for the evaluation of cross-layer resiliency techniques,\" DATE , 2018 . {Mueller-Gritschneder 18a} D. Mueller-Gritschneder, et al., \"ETISS-ML: a multi-level instruction set simulator with rtl-level fault injection support for the evaluation of cross-layer resiliency techniques,\" DATE, 2018."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243490"},{"key":"e_1_3_2_1_47_1","volume-title":"DATE","author":"Mutlu O.","year":"2017","unstructured":"{Mutlu 17} O. Mutlu , \"The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser,\" DATE 2017 . {Mutlu 17} O. Mutlu, \"The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser,\" DATE 2017."},{"key":"e_1_3_2_1_48_1","unstructured":"{OpenSPARC} Oracle \"Opensparc overview \" http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/index.html.  {OpenSPARC} Oracle \"Opensparc overview \" http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/index.html."},{"key":"e_1_3_2_1_49_1","volume-title":"Report for the NSF workshop on cross-layer power optimization and management, NSF","author":"Pedram M.","year":"2012","unstructured":"{Pedram 12} M. Pedram , D. Brooks , and T. Pinkston , Report for the NSF workshop on cross-layer power optimization and management, NSF , 2012 . {Pedram 12} M. Pedram, D. Brooks, and T. Pinkston, Report for the NSF workshop on cross-layer power optimization and management, NSF, 2012."},{"key":"e_1_3_2_1_50_1","volume-title":"Early-life failure detection using SAT-based ATPG,\" ITC","author":"Sauer M.","year":"2013","unstructured":"{Sauer 13} M. Sauer , , \" Early-life failure detection using SAT-based ATPG,\" ITC , 2013 . {Sauer 13} M. Sauer, et al., \"Early-life failure detection using SAT-based ATPG,\" ITC, 2013."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2127330"},{"key":"e_1_3_2_1_52_1","volume-title":"VLSI Circuits","author":"Tschanz J.","year":"2009","unstructured":"{Tschanz 09} J. Tschanz , replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance,\" Symp . VLSI Circuits , 2009 . {Tschanz 09} J. Tschanz, et al., \"Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance,\" Symp. VLSI Circuits, 2009."},{"key":"e_1_3_2_1_53_1","volume-title":"Towards 'smarter' vehicles through cloud-backed swarm cognition,\" Intelligent Vehicles Symp","author":"Vega A.","year":"2018","unstructured":"{Vega 18} A. Vega , A. Buyuktosunoglu , and P. Bose , \" Towards 'smarter' vehicles through cloud-backed swarm cognition,\" Intelligent Vehicles Symp ., 2018 . {Vega 18} A. Vega, A. Buyuktosunoglu, and P. Bose, \"Towards 'smarter' vehicles through cloud-backed swarm cognition,\" Intelligent Vehicles Symp., 2018."},{"key":"e_1_3_2_1_54_1","volume-title":"a 28-nm timing-error tolerant sparse deep neural network processor for iot applications,\" IEEE JSSC","author":"Whatmough P.","year":"2018","unstructured":"{Whatmough 18} P. Whatmough , S.K. Lee , D. Brooks , and G.-Y. Wei , \" DNN engine : a 28-nm timing-error tolerant sparse deep neural network processor for iot applications,\" IEEE JSSC , 2018 . {Whatmough 18} P. Whatmough, S.K. Lee, D. Brooks, and G.-Y. Wei, \"DNN engine: a 28-nm timing-error tolerant sparse deep neural network processor for iot applications,\" IEEE JSSC, 2018."},{"key":"e_1_3_2_1_55_1","volume-title":"Hyperdimensional computing exploiting carbon nanotube FETs, resistive RAM, and their monolithic 3D integration,\" IEEE JSSC","author":"Wu T.","year":"2018","unstructured":"{Wu 18} T. Wu , , \" Hyperdimensional computing exploiting carbon nanotube FETs, resistive RAM, and their monolithic 3D integration,\" IEEE JSSC , 2018 . {Wu 18} T. Wu, et al., \"Hyperdimensional computing exploiting carbon nanotube FETs, resistive RAM, and their monolithic 3D integration,\" IEEE JSSC, 2018."},{"key":"e_1_3_2_1_56_1","volume-title":"A 43pJ\/cycle non-volatile microcontroller with 4.7μs shutdown\/wake-up integrating 2.3 bits-per-cell resistive RAM and resilience techniques,\" ISSCC","author":"Wu T.","year":"2019","unstructured":"{Wu 19} T. Wu , , \" A 43pJ\/cycle non-volatile microcontroller with 4.7μs shutdown\/wake-up integrating 2.3 bits-per-cell resistive RAM and resilience techniques,\" ISSCC , 2019 . {Wu 19} T. Wu, et al., \"A 43pJ\/cycle non-volatile microcontroller with 4.7μs shutdown\/wake-up integrating 2.3 bits-per-cell resistive RAM and resilience techniques,\" ISSCC, 2019."}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3323474","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3323474","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3323474","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:37Z","timestamp":1750204417000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3323474"}},"subtitle":["Challenges, Insights, and the Road Ahead"],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":54,"alternative-id":["10.1145\/3316781.3323474","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3323474","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}