{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T12:56:51Z","timestamp":1759496211662,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3323480","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-4","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["In Hardware We Trust"],"prefix":"10.1145","author":[{"given":"Lejla","family":"Batina","sequence":"first","affiliation":[{"name":"Radboud University, The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Jauernig","sequence":"additional","affiliation":[{"name":"TU Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nele","family":"Mentens","sequence":"additional","affiliation":[{"name":"KU Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmad-Reza","family":"Sadeghi","sequence":"additional","affiliation":[{"name":"TU Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emmanuel","family":"Stapf","sequence":"additional","affiliation":[{"name":"TU Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978358"},{"key":"e_1_3_2_1_2_1","unstructured":"ARM Limited. 2008. Security technology: building a secure system using TrustZone technology. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.prd29-genc-009492c\/PRD29-GENC-009492C_trustzone_security_whitepaper.pdf.  ARM Limited. 2008. Security technology: building a secure system using TrustZone technology. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.prd29-genc-009492c\/PRD29-GENC-009492C_trustzone_security_whitepaper.pdf."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33481-8_9"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"A. Bhattacharyya A. Sandulescu M. Neugschwandtner A. Sorniotti B.k Falsafi M. Payer and A. Kurmus. 2019. SMoTherSpectre: exploiting speculative execution through port contention. arXiv preprint arXiv:1903.01843 (2019).  A. Bhattacharyya A. Sandulescu M. Neugschwandtner A. Sorniotti B.k Falsafi M. Payer and A. Kurmus. 2019. SMoTherSpectre: exploiting speculative execution through port contention. arXiv preprint arXiv:1903.01843 (2019).","DOI":"10.1145\/3319535.3363194"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"D. Boneh R. DeMillo and R. Lipton. 1997. On the Importance of Checking Cryptographic Protocols for Faults (Advances in Cryptology - EUROCRYPT '97).   D. Boneh R. DeMillo and R. Lipton. 1997. On the Importance of Checking Cryptographic Protocols for Faults (Advances in Cryptology - EUROCRYPT '97).","DOI":"10.1007\/3-540-69053-0_4"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744922"},{"key":"e_1_3_2_1_7_1","volume-title":"SANCTUARY: ARMing TrustZone with User-space Enclaves.. In NDSS.","author":"Brasser F.","year":"2019","unstructured":"F. Brasser , D. Gens , P. Jauernig , A. Sadeghi , and E. Stapf . 2019 . SANCTUARY: ARMing TrustZone with User-space Enclaves.. In NDSS. F. Brasser, D. Gens, P. Jauernig, A. Sadeghi, and E. Stapf. 2019. SANCTUARY: ARMing TrustZone with User-space Enclaves.. In NDSS."},{"volume-title":"Software Grand Exposure: SGX Cache Attacks Are Practical. In 11th USENIX Workshop on Offensive Technologies (WOOT 17)","author":"Brasser F.","key":"e_1_3_2_1_8_1","unstructured":"F. Brasser , U. M\u00fcller , A. Dmitrienko , K. Kostiainen , S. Capkun , and A. Sadeghi . 2017 . Software Grand Exposure: SGX Cache Attacks Are Practical. In 11th USENIX Workshop on Offensive Technologies (WOOT 17) . Vancouver, BC. F. Brasser, U. M\u00fcller, A. Dmitrienko, K. Kostiainen, S. Capkun, and A. Sadeghi. 2017. Software Grand Exposure: SGX Cache Attacks Are Practical. In 11th USENIX Workshop on Offensive Technologies (WOOT 17). Vancouver, BC."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2016.09.014"},{"key":"e_1_3_2_1_10_1","unstructured":"V. Costan and S. Devadas. 2016. Intel SGX Explained. IACR Cryptology ePrint Archive (2016).  V. Costan and S. Devadas. 2016. Intel SGX Explained. IACR Cryptology ePrint Archive (2016)."},{"volume-title":"Sanctum: Minimal Hardware Extensions for Strong Software Isolation. In USENIX Security Symposium.","author":"Costan V.","key":"e_1_3_2_1_11_1","unstructured":"V. Costan , I. Lebedev , and S. Devadas . 2016 . Sanctum: Minimal Hardware Extensions for Strong Software Isolation. In USENIX Security Symposium. V. Costan, I. Lebedev, and S. Devadas. 2016. Sanctum: Minimal Hardware Extensions for Strong Software Isolation. In USENIX Security Symposium."},{"key":"e_1_3_2_1_12_1","volume-title":"SMART: Secure and Minimal Architecture for (Establishing Dynamic) Root of Trust. In NDSS.","author":"Eldefrawy K.","year":"2012","unstructured":"K. Eldefrawy , G. Tsudik , A. Francillon , and D. Perito . 2012 . SMART: Secure and Minimal Architecture for (Establishing Dynamic) Root of Trust. In NDSS. K. Eldefrawy, G. Tsudik, A. Francillon, and D. Perito. 2012. SMART: Secure and Minimal Architecture for (Establishing Dynamic) Root of Trust. In NDSS."},{"key":"e_1_3_2_1_13_1","volume-title":"Processor Hardware Security Vulnerabilities and their Detection by Unique Program Execution Checking. arXiv preprint arXiv:1812.04975","author":"Fadiheh Mohammad Rahmani","year":"2018","unstructured":"Mohammad Rahmani Fadiheh , Dominik Stoffel , Clark Barrett , Subhasish Mitra , and Wolfgang Kunz . 2018. Processor Hardware Security Vulnerabilities and their Detection by Unique Program Execution Checking. arXiv preprint arXiv:1812.04975 ( 2018 ). Mohammad Rahmani Fadiheh, Dominik Stoffel, Clark Barrett, Subhasish Mitra, and Wolfgang Kunz. 2018. Processor Hardware Security Vulnerabilities and their Detection by Unique Program Execution Checking. arXiv preprint arXiv:1812.04975 (2018)."},{"volume-title":"Proceedings of 3rd International Workshop on Cryptographic Hardware and Embedded Systems (CHES).","author":"Gandolfi K.","key":"e_1_3_2_1_14_1","unstructured":"K. Gandolfi , C. Mourtel , and F. Olivier . 2001. Electromagnetic Analysis: Concrete Results . In Proceedings of 3rd International Workshop on Cryptographic Hardware and Embedded Systems (CHES). K. Gandolfi, C. Mourtel, and F. Olivier. 2001. Electromagnetic Analysis: Concrete Results. In Proceedings of 3rd International Workshop on Cryptographic Hardware and Embedded Systems (CHES)."},{"volume-title":"Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In 27th USENIX Security Symposium (USENIX Security 18)","author":"Gras B.","key":"e_1_3_2_1_15_1","unstructured":"B. Gras , K. Razavi , H. Bos , and C. Giuffrida . 2018 . Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In 27th USENIX Security Symposium (USENIX Security 18) . B. Gras, K. Razavi, H. Bos, and C. Giuffrida. 2018. Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In 27th USENIX Security Symposium (USENIX Security 18)."},{"key":"e_1_3_2_1_16_1","unstructured":"Intel. 2014. Intel Software Guard Extensions Programming Reference. https:\/\/software.intel.com\/sites\/default\/files\/managed\/48\/88\/329298-002.pdf.  Intel. 2014. Intel Software Guard Extensions Programming Reference. https:\/\/software.intel.com\/sites\/default\/files\/managed\/48\/88\/329298-002.pdf."},{"key":"e_1_3_2_1_17_1","unstructured":"Intel. 2019. Resources and Response to Side Channel L1 Terminal Fault. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/l1tf.html.  Intel. 2019. Resources and Response to Side Channel L1 Terminal Fault. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/l1tf.html."},{"key":"e_1_3_2_1_18_1","volume-title":"SPOILER: Speculative Load Hazards Boost Rowhammer and Cache Attacks. arXiv preprint arXiv:1903.00446","author":"Islam S.","year":"2019","unstructured":"S. Islam , A. Moghimi , I. Bruhns , M. Krebbel , B. Gulmezoglu , T. Eisenbarth , and B. Sunar . 2019 . SPOILER: Speculative Load Hazards Boost Rowhammer and Cache Attacks. arXiv preprint arXiv:1903.00446 (2019). S. Islam, A. Moghimi, I. Bruhns, M. Krebbel, B. Gulmezoglu, T. Eisenbarth, and B. Sunar. 2019. SPOILER: Speculative Load Hazards Boost Rowhammer and Cache Attacks. arXiv preprint arXiv:1903.00446 (2019)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"M. Joye and M. Tunstall. 2012. Fault analysis in cryptography.   M. Joye and M. Tunstall. 2012. Fault analysis in cryptography.","DOI":"10.1007\/978-3-642-29656-7"},{"key":"e_1_3_2_1_20_1","volume-title":"AMD memory encryption. White paper","author":"Kaplan David","year":"2016","unstructured":"David Kaplan , Jeremy Powell , and Tom Woller . 2016. AMD memory encryption. White paper ( 2016 ). David Kaplan, Jeremy Powell, and Tom Woller. 2016. AMD memory encryption. White paper (2016)."},{"key":"e_1_3_2_1_21_1","volume":"201","author":"Kiriansky V.","unstructured":"V. Kiriansky , I. Lebedev , S. Amarasinghe , S. Devadas , and J. Emer. 201 8. DAWG: A defense against cache timing attacks in speculative execution processors. In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). V. Kiriansky, I. Lebedev, S. Amarasinghe, S. Devadas, and J. Emer. 2018. DAWG: A defense against cache timing attacks in speculative execution processors. In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO).","journal-title":"J. Emer."},{"key":"e_1_3_2_1_22_1","unstructured":"V. Kiriansky and C. Waldspurger. 2018. Speculative buffer overflows: Attacks and defenses. arXiv preprint arXiv:1807.03757 (2018).  V. Kiriansky and C. Waldspurger. 2018. Speculative buffer overflows: Attacks and defenses. arXiv preprint arXiv:1807.03757 (2018)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/646761.706156"},{"key":"e_1_3_2_1_24_1","volume-title":"Spectre attacks: Exploiting speculative execution. arXiv:1801.01203","author":"Kocher Paul","year":"2018","unstructured":"Paul Kocher , Daniel Genkin , Daniel Gruss , Werner Haas , Mike Hamburg , Moritz Lipp , Stefan Mangard , Thomas Prescher , Michael Schwarz , and Yuval Yarom . 2018. Spectre attacks: Exploiting speculative execution. arXiv:1801.01203 ( 2018 ). Paul Kocher, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2018. Spectre attacks: Exploiting speculative execution. arXiv:1801.01203 (2018)."},{"volume-title":"Differential Power Analysis. In Advances in Cryptology: Proceedings of CRYPTO'99","author":"Kocher P.","key":"e_1_3_2_1_25_1","unstructured":"P. Kocher , J. Jaffe , and B. Jun . 1999 . Differential Power Analysis. In Advances in Cryptology: Proceedings of CRYPTO'99 . P. Kocher, J. Jaffe, and B. Jun. 1999. Differential Power Analysis. In Advances in Cryptology: Proceedings of CRYPTO'99."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592824"},{"volume-title":"12th USENIX Workshop on Offensive Technologies WOOT 18)","author":"Koruyeh E. M.","key":"e_1_3_2_1_27_1","unstructured":"E. M. Koruyeh , K. Khasawneh , C. Song , and N. Abu-Ghazaleh . 2018. Spectre returns! speculation attacks using the return stack buffer . In 12th USENIX Workshop on Offensive Technologies WOOT 18) . E. M. Koruyeh, K. Khasawneh, C. Song, and N. Abu-Ghazaleh. 2018. Spectre returns! speculation attacks using the return stack buffer. In 12th USENIX Workshop on Offensive Technologies WOOT 18)."},{"volume-title":"Inferring Fine-grained Control Flow Inside SGX Enclaves with Branch Shadowing. In 26th USENIX Security Symposium (USENIX Security 17)","author":"Lee S.","key":"e_1_3_2_1_28_1","unstructured":"S. Lee , M. Shih , P. Gera , T. Kim , H. Kim , and M. Peinado . 2017 . Inferring Fine-grained Control Flow Inside SGX Enclaves with Branch Shadowing. In 26th USENIX Security Symposium (USENIX Security 17) . S. Lee, M. Shih, P. Gera, T. Kim, H. Kim, and M. Peinado. 2017. Inferring Fine-grained Control Flow Inside SGX Enclaves with Branch Shadowing. In 26th USENIX Security Symposium (USENIX Security 17)."},{"key":"e_1_3_2_1_29_1","volume-title":"27th USENIX Security Symposium (USENIX Security).","author":"Lipp M.","year":"2018","unstructured":"M. Lipp , M.l Schwarz, D. Gruss , T. Prescher , W. Haas , A. Fogh , J. Horn , S. Mangard , P. Kocher , D. Genkin , 2018 . Meltdown: Reading kernel memory from user space . In 27th USENIX Security Symposium (USENIX Security). M. Lipp, M.l Schwarz, D. Gruss, T. Prescher, W. Haas, A. Fogh, J. Horn, S. Mangard, P. Kocher, D. Genkin, et al. 2018. Meltdown: Reading kernel memory from user space. In 27th USENIX Security Symposium (USENIX Security)."},{"key":"e_1_3_2_1_30_1","unstructured":"S. Mangard E. Oswald and T. Popp. 2007. Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security).   S. Mangard E. Oswald and T. Popp. 2007. Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security)."},{"key":"e_1_3_2_1_31_1","volume-title":"Thunderclap: Exploring vulnerabilities in Operating System IOMMU protection via DMA from untrustworthy peripherals. In NDSS.","author":"Markettos A.","year":"2019","unstructured":"A. Markettos , C. Rothwell , B. Gutstein , A. Pearce , P. Neumann , S. Moore , and R. Watson . 2019 . Thunderclap: Exploring vulnerabilities in Operating System IOMMU protection via DMA from untrustworthy peripherals. In NDSS. A. Markettos, C. Rothwell, B. Gutstein, A. Pearce, P. Neumann, S. Moore, and R. Watson. 2019. Thunderclap: Exploring vulnerabilities in Operating System IOMMU protection via DMA from untrustworthy peripherals. In NDSS."},{"volume-title":"Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA '12)","author":"Martin R.","key":"e_1_3_2_1_32_1","unstructured":"R. Martin , J. Demme , and S. Sethumadhavan . 2012. TimeWarp: Rethinking Timekeeping and Performance Monitoring Mechanisms to Mitigate Side-channel Attacks . In Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA '12) . R. Martin, J. Demme, and S. Sethumadhavan. 2012. TimeWarp: Rethinking Timekeeping and Performance Monitoring Mechanisms to Mitigate Side-channel Attacks. In Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA '12)."},{"volume-title":"22nd USENIX Security symposium.","author":"Noorman J.","key":"e_1_3_2_1_33_1","unstructured":"J. Noorman , P. Agten , W. Daniels , A. Strackx , R. and Van Herrewege, C. Huygens, B. Preneel, I. Verbauwhede, and F. Piessens. 2013. Sancus: Low-cost trustworthy extensible networked devices with a zero-software trusted computing base . In 22nd USENIX Security symposium. J. Noorman, P. Agten, W. Daniels, A. Strackx, R.and Van Herrewege, C. Huygens, B. Preneel, I. Verbauwhede, and F. Piessens. 2013. Sancus: Low-cost trustworthy extensible networked devices with a zero-software trusted computing base. In 22nd USENIX Security symposium."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_35_1","unstructured":"C. Percival. 2009. Cache missing for fun and profit. (2009).  C. Percival. 2009. Cache missing for fun and profit. (2009)."},{"key":"e_1_3_2_1_36_1","volume-title":"Lazyfp: Leaking fpu register state using microarchitectural side-channels. arXiv preprint arXiv:1806.07480","author":"Stecklina J.","year":"2018","unstructured":"J. Stecklina and T. Prescher . 2018 . Lazyfp: Leaking fpu register state using microarchitectural side-channels. arXiv preprint arXiv:1806.07480 (2018). J. Stecklina and T. Prescher. 2018. Lazyfp: Leaking fpu register state using microarchitectural side-channels. arXiv preprint arXiv:1806.07480 (2018)."},{"key":"e_1_3_2_1_37_1","volume-title":"26th USENIX Security Symposium (USENIX Security 17)","author":"Tang Adrian","year":"2017","unstructured":"Adrian Tang , Simha Sethumadhavan , and Salvatore Stolfo . 2017 . CLKSCREW: exposing the perils of security-oblivious energy management . In 26th USENIX Security Symposium (USENIX Security 17) . Adrian Tang, Simha Sethumadhavan, and Salvatore Stolfo. 2017. CLKSCREW: exposing the perils of security-oblivious energy management. In 26th USENIX Security Symposium (USENIX Security 17)."},{"volume-title":"27th USENIX Security Symposium (USENIX Security).","author":"Bulck J. Van","key":"e_1_3_2_1_38_1","unstructured":"J. Van Bulck , M. Minkin , O. Weisse , D. Genkin , B. Kasikci , F. Piessens , M. Silberstein , T. Wenisch , Y. Yarom , and R. Strackx . 2018. Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution . In 27th USENIX Security Symposium (USENIX Security). J. Van Bulck, M. Minkin, O. Weisse, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, T. Wenisch, Y. Yarom, and R. Strackx. 2018. Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution. In 27th USENIX Security Symposium (USENIX Security)."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250723"},{"key":"e_1_3_2_1_40_1","unstructured":"Z. Wang and R. Lee. 2008. A Novel Cache Architecture with Enhanced Performance and Security. (2008).  Z. Wang and R. Lee. 2008. A Novel Cache Architecture with Enhanced Performance and Security. (2008)."},{"key":"e_1_3_2_1_41_1","unstructured":"O. Weisse J. Van Bulck M. Minkin D. Genkin B. Kasikci F. Piessens M. Silberstein R. Strackx T. Wenisch and Y. Yarom. 2018. Foreshadow-NG: Breaking the virtual memory abstraction with transient out-of-order execution. Technical Report.  O. Weisse J. Van Bulck M. Minkin D. Genkin B. Kasikci F. Piessens M. Silberstein R. Strackx T. Wenisch and Y. Yarom. 2018. Foreshadow-NG: Breaking the virtual memory abstraction with transient out-of-order execution. Technical Report."},{"volume-title":"USENIX Security Symposium.","author":"Yarom Y.","key":"e_1_3_2_1_42_1","unstructured":"Y. Yarom and K. Falkner . 2014. FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack .. In USENIX Security Symposium. Y. Yarom and K. Falkner. 2014. FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack.. In USENIX Security Symposium."},{"key":"e_1_3_2_1_43_1","volume-title":"ARMv8-M architecture technical overview. ARM WHITE PAPER","author":"Yiu Joseph","year":"2015","unstructured":"Joseph Yiu . 2015. ARMv8-M architecture technical overview. ARM WHITE PAPER ( 2015 ). Joseph Yiu. 2015. ARMv8-M architecture technical overview. ARM WHITE PAPER (2015)."},{"key":"e_1_3_2_1_44_1","unstructured":"N. Zhang K. Sun D. Shands W. Lou and Y. Hou. 2016. TruSpy: Cache Side-Channel Information Leakage from the Secure World on ARM Devices. Cryptology ePrint Archive Report 2016\/980.  N. Zhang K. Sun D. Shands W. Lou and Y. Hou. 2016. TruSpy: Cache Side-Channel Information Leakage from the Secure World on ARM Devices. Cryptology ePrint Archive Report 2016\/980."}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3323480","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3323480","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:37Z","timestamp":1750204417000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3323480"}},"subtitle":["Gains and Pains of Hardware-assisted Security"],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":44,"alternative-id":["10.1145\/3316781.3323480","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3323480","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}