{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:01:53Z","timestamp":1759147313115,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3323486","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-4","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs"],"prefix":"10.1145","author":[{"given":"Heechun","family":"Park","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyungwook","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bon Woong","family":"Ku","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinwoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edward","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daehyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arjun","family":"Chaudhuri","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanmitra","family":"Banerjee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Duke University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"volume-title":"Monolithic 3D Integrated circuits,\" in VLSI-TSA","year":"2007","author":"Wong S.","key":"e_1_3_2_1_1_1"},{"volume-title":"A Design-for-Test Solution Based on Dedicated Test Layers and Test Scheduling for Monolithic 3D Integrated Circuits,\" in TCAD","year":"2018","author":"Koneru A.","key":"e_1_3_2_1_2_1"},{"volume-title":"An N40 256K\u00d744 Embedded RRAM Macro with SL-precharge SA and Low-voltage Current Limiter to Improve Read and Write Performance,\" in ISSCC","year":"2018","author":"Chou C.-C.","key":"e_1_3_2_1_3_1"},{"volume-title":"19.4 Embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V Read using Swing-Sample-and-Couple Sense Amplifier and Self-Boost-Write-Termination Scheme,\" in ISSCC","year":"2014","author":"Chang M. F.","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967013"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3178244"},{"volume-title":"A Linear-Time Heuristic for Improving Network Partitions,\" in DAC","year":"1982","author":"Fiduccia C. M.","key":"e_1_3_2_1_8_1"},{"volume-title":"Switching Activity Generation with Automated BIST Synthesis for Performance Testing of Interconnects,\" in TCAD","year":"2001","author":"Pendurkar R.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","unstructured":"A. Jutman \"Shift Register Based TPG for At-Speed Interconnect BIST \" in ICM 2004.  A. Jutman \"Shift Register Based TPG for At-Speed Interconnect BIST \" in ICM 2004."},{"volume-title":"Multi-Cycle Circuit Parameter Independent ATPG for Interconnect Open Defects,\" in VTS","year":"2015","author":"Erb D.","key":"e_1_3_2_1_11_1"},{"volume-title":"A 4Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160ns MLC-access capability,\" in ISSCC","year":"2011","author":"Sheu S.-S.","key":"e_1_3_2_1_12_1"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"volume-title":"Reliability-Emphasized Design and Optimization of RRAM using SPICE Model,\" in DATE","year":"2015","author":"Li H.","key":"e_1_3_2_1_14_1"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3323486","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3323486","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:37Z","timestamp":1750204417000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3323486"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":14,"alternative-id":["10.1145\/3316781.3323486","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3323486","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}