{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,4]],"date-time":"2026-02-04T17:01:32Z","timestamp":1770224492438,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":82,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3317550.3321424","type":"proceedings-article","created":{"date-parts":[[2019,5,10]],"date-time":"2019-05-10T19:01:58Z","timestamp":1557514918000},"page":"127-135","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Project PBerry"],"prefix":"10.1145","author":[{"given":"Irina","family":"Calciu","sequence":"first","affiliation":[{"name":"VMware Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan","family":"Puddu","sequence":"additional","affiliation":[{"name":"ETH Zurich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aasheesh","family":"Kolli","sequence":"additional","affiliation":[{"name":"Penn State & VMware Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Nowatzyk","sequence":"additional","affiliation":[{"name":"VMware Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jayneel","family":"Gandhi","sequence":"additional","affiliation":[{"name":"VMware Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zurich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pratap","family":"Subrahmanyam","sequence":"additional","affiliation":[{"name":"VMware"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"CCIX. https:\/\/www.ccixconsortium.com.  CCIX. https:\/\/www.ccixconsortium.com."},{"key":"e_1_3_2_1_2_1","unstructured":"Enzian a research computer built by the Systems Group at ETH Z\u00fcrich. http:\/\/www.enzian.systems\/index.html.  Enzian a research computer built by the Systems Group at ETH Z\u00fcrich. http:\/\/www.enzian.systems\/index.html."},{"key":"e_1_3_2_1_3_1","unstructured":"P.Haul. https:\/\/criu.org\/P.Haul.  P.Haul. https:\/\/criu.org\/P.Haul."},{"key":"e_1_3_2_1_4_1","unstructured":"Pin - a dynamic binary instrumentation tool. https:\/\/software.intel.com\/en-us\/articles\/pin-a-dynamic-binary-instrumentation-tool.  Pin - a dynamic binary instrumentation tool. https:\/\/software.intel.com\/en-us\/articles\/pin-a-dynamic-binary-instrumentation-tool."},{"key":"e_1_3_2_1_5_1","unstructured":"Redis: open-source in-memory data structure store. https:\/\/redis.io.  Redis: open-source in-memory data structure store. https:\/\/redis.io."},{"key":"e_1_3_2_1_6_1","unstructured":"Serving DNNs in real time at datacenter scale with Project Brainwave. https:\/\/www.microsoft.com\/en-us\/research\/uploads\/prod\/2018\/03\/mi0218_Chung-2018Mar25.pdf.  Serving DNNs in real time at datacenter scale with Project Brainwave. https:\/\/www.microsoft.com\/en-us\/research\/uploads\/prod\/2018\/03\/mi0218_Chung-2018Mar25.pdf."},{"key":"e_1_3_2_1_7_1","volume-title":"USENIX Annual Technical Conference (ATC)","author":"Aguilera Marcos K.","year":"2018"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3127479.3131612"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.485843"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Joshua Auerbach David F. Bacon Perry Cheng and Rodric Rabbah. Lime: A Java-compatible and synthesizable language for heterogeneous architectures. 2010.  Joshua Auerbach David F. Bacon Perry Cheng and Rodric Rabbah. Lime: A Java-compatible and synthesizable language for heterogeneous architectures. 2010.","DOI":"10.1145\/1869459.1869469"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3015146"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/99163.99182"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037705"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2013.7478311"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024421"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2151024.2151043"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037721"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2016.09.014"},{"key":"e_1_3_2_1_20_1","volume-title":"Symposium on Networked Systems Design and Implementation (NSDI)","author":"Clark Christopher","year":"2005"},{"key":"e_1_3_2_1_21_1","unstructured":"Convey Computer. The Convey HC-2 Computer. Architectural Overview. https:\/\/www.micron.eom\/~\/media\/documents\/products\/white-paper\/wp_convey_hc2_architectual_overview.pdf 2012.  Convey Computer. The Convey HC-2 Computer. Architectural Overview. https:\/\/www.micron.eom\/~\/media\/documents\/products\/white-paper\/wp_convey_hc2_architectual_overview.pdf 2012."},{"key":"e_1_3_2_1_22_1","volume-title":"Symposium on Networked Systems Design and Implementation (NSDI)","author":"Dragojevi\u0107 Aleksandar","year":"2014"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815425"},{"key":"e_1_3_2_1_24_1","unstructured":"Jake Edge. DAX mmap() and a \"go faster\" flag. https:\/\/lwn.net\/Articles\/684828\/.  Jake Edge. DAX mmap() and a \"go faster\" flag. https:\/\/lwn.net\/Articles\/684828\/."},{"key":"e_1_3_2_1_25_1","volume-title":"Symposium on Operating Systems Design and Implementation (OSDI)","author":"Gao Peter X.","year":"2016"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2008.919664"},{"key":"e_1_3_2_1_27_1","volume-title":"Automation & Test in Europe (DATE)","author":"Giefers Heiner","year":"2015"},{"key":"e_1_3_2_1_28_1","volume-title":"Symposium on Networked Systems Design and Implementation (NSDI)","author":"Gu Juncheng","year":"2017"},{"key":"e_1_3_2_1_29_1","unstructured":"Mark Harris. Unified Memory in CUDA 6. https:\/\/devblogs.nvidia.com\/unified-memory-in-cuda-6\/.  Mark Harris. Unified Memory in CUDA 6. https:\/\/devblogs.nvidia.com\/unified-memory-in-cuda-6\/."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124546"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"Zhenhao He David Sidler Zsolt Istv\u00e1n and Gustavo Alonso. A flexible k-means operator for hybrid databases. In \"International Conference on Field Programmable Logic and Applications (FPL)\" 2018.  Zhenhao He David Sidler Zsolt Istv\u00e1n and Gustavo Alonso. A flexible k-means operator for hybrid databases. In \"International Conference on Field Programmable Logic and Applications (FPL)\" 2018.","DOI":"10.1109\/FPL.2018.00069"},{"key":"e_1_3_2_1_32_1","volume-title":"Fifth Edition: A Quantitative Approach. Morgan Kaufmann Publishers Inc.","author":"John","year":"2011"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2566673"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1618525.1618528"},{"key":"e_1_3_2_1_35_1","unstructured":"Intel. EPT-based Sub-Page Permissions. https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/15\/architecture-instruction-set-extensions-programming-reference.pdf.  Intel. EPT-based Sub-Page Permissions. https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/15\/architecture-instruction-set-extensions-programming-reference.pdf."},{"key":"e_1_3_2_1_36_1","unstructured":"Intel. Intel\u00ae Architecture Instruction Set Extensions Programming Reference. https:\/\/software.intel.com\/sites\/default\/files\/managed\/07\/b7\/319433-023.pdf.  Intel. Intel\u00ae Architecture Instruction Set Extensions Programming Reference. https:\/\/software.intel.com\/sites\/default\/files\/managed\/07\/b7\/319433-023.pdf."},{"key":"e_1_3_2_1_37_1","unstructured":"Intel. Intel\u00ae Xeon\u00ae+FPGA Platform for the Data Center. http:\/\/reconfigurablecomputing4themasses.net\/files\/2.2%20PK.pdf.  Intel. Intel\u00ae Xeon\u00ae+FPGA Platform for the Data Center. http:\/\/reconfigurablecomputing4themasses.net\/files\/2.2%20PK.pdf."},{"key":"e_1_3_2_1_38_1","unstructured":"Intel. Page Modification Logging for Virtual Machine Monitor White Paper. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/page-modification-logging-vmm-white-paper.pdf.  Intel. Page Modification Logging for Virtual Machine Monitor White Paper. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/page-modification-logging-vmm-white-paper.pdf."},{"key":"e_1_3_2_1_39_1","unstructured":"Daniel Jacobowitz. ptrace() event tracing. https:\/\/lwn.net\/Articles\/10369\/.  Daniel Jacobowitz. ptrace() event tracing. https:\/\/lwn.net\/Articles\/10369\/."},{"key":"e_1_3_2_1_40_1","volume-title":"Symposium on Operating Systems Design and Implementation (OSDI)","author":"Khawaja Ahmed","year":"2018"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665726"},{"key":"e_1_3_2_1_42_1","unstructured":"Andi Kleen. Machine check handling on Linux. https:\/\/www.halobates.de\/mce.pdf.  Andi Kleen. Machine check handling on Linux. https:\/\/www.halobates.de\/mce.pdf."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.20"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2013.17"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/75104.75105"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168955"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508172"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446050"},{"key":"e_1_3_2_1_51_1","unstructured":"Mellanox. Mellanox Innova\u2122 IPsec 4 Lx Ethernet Adapter Card User Manual. http:\/\/www.mellanox.com\/related-docs\/prod_software\/Mellanox_InnovaJPsec_4_Lx_Ethernet_Adapter_Card_User_Manual_rev_1_3.pdf.  Mellanox. Mellanox Innova\u2122 IPsec 4 Lx Ethernet Adapter Card User Manual. http:\/\/www.mellanox.com\/related-docs\/prod_software\/Mellanox_InnovaJPsec_4_Lx_Ethernet_Adapter_Card_User_Manual_rev_1_3.pdf."},{"key":"e_1_3_2_1_52_1","unstructured":"Microsoft. Project Catapult. https:\/\/www.microsoft.com\/en-us\/research\/project\/project-catapult.  Microsoft. Project Catapult. https:\/\/www.microsoft.com\/en-us\/research\/project\/project-catapult."},{"key":"e_1_3_2_1_53_1","unstructured":"Microsoft. SDN for the Cloud. https:\/\/conferences.sigcomm.org\/sigcomm\/2015\/pdf\/papers\/keynote.pdf.  Microsoft. SDN for the Cloud. https:\/\/conferences.sigcomm.org\/sigcomm\/2015\/pdf\/papers\/keynote.pdf."},{"key":"e_1_3_2_1_54_1","unstructured":"David Mulnix. Intel Xeon Processor Scalable Family Technical Overview. https:\/\/software.intel.com\/en-us\/articles\/intel-xeon-processor-scalable-family-technical-overview.  David Mulnix. Intel Xeon Processor Scalable Family Technical Overview. https:\/\/software.intel.com\/en-us\/articles\/intel-xeon-processor-scalable-family-technical-overview."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.009"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508293.1508295"},{"key":"e_1_3_2_1_57_1","volume-title":"USENIX Annual Technical Conference (ATC)","author":"Nelson Jacob","year":"2015"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.4"},{"key":"e_1_3_2_1_59_1","unstructured":"OpenCAPI consortium. http:\/\/opencapi.org.  OpenCAPI consortium. http:\/\/opencapi.org."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.37"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808204"},{"key":"e_1_3_2_1_62_1","volume-title":"Hot Topics in Software Upgrades","author":"Payer Mathias","year":"2013"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540724"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665678"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237179"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195575"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665697"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750379"},{"key":"e_1_3_2_1_69_1","volume-title":"Symposium on Operating Systems Design and Implementation (OSDI)","author":"Shan Yizhou","year":"2018"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3127479.3128610"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080221"},{"key":"e_1_3_2_1_72_1","unstructured":"Navin Shenoy. A Milestone in Moving Data. https:\/\/newsroom.intel.com\/editorials\/milestone-moving-data.  Navin Shenoy. A Milestone in Moving Data. https:\/\/newsroom.intel.com\/editorials\/milestone-moving-data."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3058746"},{"key":"e_1_3_2_1_74_1","unstructured":"Mario Smarduch. Enhanced Live Migration For Intensive Memory Loads. https:\/\/events.static.linuxfound.org\/sites\/events\/files\/slides\/CloudOpen-Japan-2015.pdf.  Mario Smarduch. Enhanced Live Migration For Intensive Memory Loads. https:\/\/events.static.linuxfound.org\/sites\/events\/files\/slides\/CloudOpen-Japan-2015.pdf."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124535"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSRE.2008.22"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247360.1247389"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.5555\/1060289.1060307"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605429"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694370"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806651.1806667"}],"event":{"name":"HotOS '19: Workshop on Hot Topics in Operating Systems","location":"Bertinoro Italy","acronym":"HotOS '19","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the Workshop on Hot Topics in Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3317550.3321424","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3317550.3321424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:02:27Z","timestamp":1750208547000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3317550.3321424"}},"subtitle":["FPGA Acceleration for Remote Memory"],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":82,"alternative-id":["10.1145\/3317550.3321424","10.1145\/3317550"],"URL":"https:\/\/doi.org\/10.1145\/3317550.3321424","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}