{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T18:14:21Z","timestamp":1783534461073,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3318170.3318190","type":"proceedings-article","created":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T19:23:35Z","timestamp":1562009015000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["ReSYCLator"],"prefix":"10.1145","author":[{"given":"Tobias","family":"Stauber","sequence":"first","affiliation":[{"name":"IFS Institute for Software at FHO-HSR Hochschule f\u00fcr Technik, Rapperswil, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peter","family":"Sommerlad","sequence":"additional","affiliation":[{"name":"IFS Institute for Software at FHO-HSR Hochschule f\u00fcr Technik, Rapperswil, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"FSP 2016; Third International Workshop on FPGAs for Software Programmers; Proceedings of. VDE, 1--11","author":"Brugnoni Silvano","unstructured":"Silvano Brugnoni, Thomas Corbat, Peter Sommerlad, Toni Suter, Jens Korinth, David de la Chevallerie, and Andreas Koch. 2016. Automated Generation of Reconfigurable Systems-on-Chip by Interactive Code Transformations for High-Level Synthesis. In FSP 2016; Third International Workshop on FPGAs for Software Programmers; Proceedings of. VDE, 1--11."},{"key":"e_1_3_2_1_2_1","unstructured":"IFS Institute for Software. 2019. Cevelop. https:\/\/cevelop.com"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1297846.1297885"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"G. Gyimesi D. B\u00e1n I. Siket R. Ferenc S. Brugnoni T. Corbat P. Sommerlad and T. Suter. 2016. Enforcing Techniques and Transformation of C\/C++ Source Code to Heterogeneous Hardware. In 2016 Intl IEEE Conferences on Ubiquitous Intelligence Computing Advanced and Trusted Computing Scalable Computing and Communications Cloud and Big Data Computing Internet of People and Smart World Congress (UIC\/ATC\/ScalCom\/CBDCom\/IoP\/SmartWorld). 1173--1180.","DOI":"10.1109\/UIC-ATC-ScalCom-CBDCom-IoP-SmartWorld.2016.0180"},{"key":"e_1_3_2_1_5_1","unstructured":"NVidia. 2018. CUDA C Programming Guide. https:\/\/docs.nvidia.com\/cuda\/cuda-c-programming-guide\/index.html"},{"key":"e_1_3_2_1_6_1","unstructured":"Richard Smith (Ed.). 2017. ISO\/IEC 14882:2017 Information technology --- Programming languages --- C++ (fifth ed.). International Organization for Standardization. 1605 pages. https:\/\/www.iso.org\/standard\/68564.html"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1449814.1449817"},{"key":"e_1_3_2_1_8_1","unstructured":"Tobias Stauber. 2018. Cevelop Plug-in Development. Term Project. FHO HSR Rapperswil."},{"key":"e_1_3_2_1_9_1","unstructured":"Tobias Stauber. 2018. CUDA to SYCL. Term Project. FHO HSR Rapperswil."},{"key":"e_1_3_2_1_10_1","unstructured":"Tobias Stauber. 2019. CRITTER* CUDA\u00ae Language Support Based on Eclipse CDT\u2122. Master Thesis. FHO HSR Rapperswil."}],"event":{"name":"IWOCL'19: International Workshop on OpenCL","location":"Boston MA USA","acronym":"IWOCL'19","sponsor":["Khronos Khronos Group","Northeastern University","Codeplay Codeplay Software Ltd.","Intel Intel","The University of Bristol The University of Bristol"]},"container-title":["Proceedings of the International Workshop on OpenCL"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3318170.3318190","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3318170.3318190","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:49:34Z","timestamp":1750268974000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3318170.3318190"}},"subtitle":["Transforming CUDA C++ source code into SYCL"],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":10,"alternative-id":["10.1145\/3318170.3318190","10.1145\/3318170"],"URL":"https:\/\/doi.org\/10.1145\/3318170.3318190","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}