{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T08:26:52Z","timestamp":1774600012330,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":79,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T00:00:00Z","timestamp":1572998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Austrian Research Promotion Agency (FFG) via the project ESPRESSO"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["Grant CNS-1814406"],"award-info":[{"award-number":["Grant CNS-1814406"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Advanced Micro Devices (AMD)"},{"name":"Defense Advanced Research Projects Agency (DARPA)","award":["Contract FA8750-19-C-0531"],"award-info":[{"award-number":["Contract FA8750-19-C-0531"]}]},{"name":"Austrian Research Promotion Agency (FFG) via the K-project DeSSnet"},{"name":"Research Foundation -- Flanders (FWO)"},{"name":"European Research Council (ERC) under the European Union's Horizon 2020","award":["Grant agreement No 681402"],"award-info":[{"award-number":["Grant agreement No 681402"]}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research Fund KU Leuven"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,11,6]]},"DOI":"10.1145\/3319535.3363219","type":"proceedings-article","created":{"date-parts":[[2019,11,7]],"date-time":"2019-11-07T13:08:32Z","timestamp":1573132112000},"page":"769-784","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":167,"title":["Fallout"],"prefix":"10.1145","author":[{"given":"Claudio","family":"Canella","sequence":"first","affiliation":[{"name":"Graz University of Technology, Graz, Austria"}]},{"given":"Daniel","family":"Genkin","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Lukas","family":"Giner","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Graz, Austria"}]},{"given":"Daniel","family":"Gruss","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Graz, Austria"}]},{"given":"Moritz","family":"Lipp","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Graz, Austria"}]},{"given":"Marina","family":"Minkin","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Daniel","family":"Moghimi","sequence":"additional","affiliation":[{"name":"Worcester Polytechnic Institute, Worcester, MA, USA"}]},{"given":"Frank","family":"Piessens","sequence":"additional","affiliation":[{"name":"imec-DistriNet, KU Leuven, Leuven, Belgium"}]},{"given":"Michael","family":"Schwarz","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Graz, Austria"}]},{"given":"Berk","family":"Sunar","sequence":"additional","affiliation":[{"name":"Worcester Polytechnic Institute, Worcester, MA, USA"}]},{"given":"Jo","family":"Van Bulck","sequence":"additional","affiliation":[{"name":"imec-DistriNet, KU Leuven, Leuven, Belgium"}]},{"given":"Yuval","family":"Yarom","sequence":"additional","affiliation":[{"name":"University of Adelaide & Data61, Adelaide, Australia"}]}],"member":"320","published-online":{"date-parts":[[2019,11,6]]},"reference":[{"key":"e_1_3_2_2_1_1","first-page":"378","article-title":"Method and apparatus for performing a store operation","volume":"6","author":"Abramson Jeffery M","year":"2002","unstructured":"Jeffery M Abramson , Haitham Akkary , Andrew F Glew , Glenn J Hinton , Kris G Konigsfeld , and Paul D Madland . 2002 . Method and apparatus for performing a store operation . US Patent 6 , 378 ,062. Jeffery M Abramson, Haitham Akkary, Andrew F Glew, Glenn J Hinton, Kris G Konigsfeld, and Paul D Madland. 2002. Method and apparatus for performing a store operation. US Patent 6,378,062.","journal-title":"US Patent"},{"key":"e_1_3_2_2_2_1","first-page":"717","article-title":"Method and Apparatus for Dispatching and Executing a Load Operation to Memory","volume":"5","author":"Abramson Jeffrey M","year":"1998","unstructured":"Jeffrey M Abramson , Haitham Akkary , Andrew F Glew , Glenn J Hinton , Kris G Konigsfeld , Paul D Madland , David B Papworth , and Michael A Fetterman . 1998 . Method and Apparatus for Dispatching and Executing a Load Operation to Memory . US Patent 5 , 717 ,882. Jeffrey M Abramson, Haitham Akkary, Andrew F Glew, Glenn J Hinton, Kris G Konigsfeld, Paul D Madland, David B Papworth, and Michael A Fetterman. 1998. Method and Apparatus for Dispatching and Executing a Load Operation to Memory. US Patent 5,717,882.","journal-title":"US Patent"},{"key":"e_1_3_2_2_3_1","unstructured":"ARM Limited. 2018. Vulnerability of Speculative Processors to Cache Timing Side-Channel Mechanism.  ARM Limited. 2018. Vulnerability of Speculative Processors to Cache Timing Side-Channel Mechanism."},{"key":"e_1_3_2_2_4_1","volume-title":"Nigel P Smart, and Yuval Yarom","author":"Benger Naomi","year":"2014","unstructured":"Naomi Benger , Joop van de Pol , Nigel P Smart, and Yuval Yarom . 2014 . Ooh Aah... Just a Little Bit : A small amount of side channel can go a long way. In CHES. Naomi Benger, Joop van de Pol, Nigel P Smart, and Yuval Yarom. 2014. Ooh Aah... Just a Little Bit: A small amount of side channel can go a long way. In CHES."},{"key":"e_1_3_2_2_5_1","unstructured":"Daniel J. Bernstein. 2004. Cache-Timing Attacks on AES. http:\/\/cr.yp.to\/antiforgery\/cachetiming-20050414.pdf  Daniel J. Bernstein. 2004. Cache-Timing Attacks on AES. http:\/\/cr.yp.to\/antiforgery\/cachetiming-20050414.pdf"},{"key":"e_1_3_2_2_6_1","volume-title":"Nadia Heninger, Tanja Lange, Christine van Vredendaal, and Yuval Yarom.","author":"Bernstein Daniel J.","year":"2017","unstructured":"Daniel J. Bernstein , Joachim Breitner , Daniel Genkin , Leon Groot Bruinderink , Nadia Heninger, Tanja Lange, Christine van Vredendaal, and Yuval Yarom. 2017 . Sliding Right into Disaster : Left-to-Right Sliding Windows Leak. In CHES. 555--576. Daniel J. Bernstein, Joachim Breitner, Daniel Genkin, Leon Groot Bruinderink, Nadia Heninger, Tanja Lange, Christine van Vredendaal, and Yuval Yarom. 2017. Sliding Right into Disaster: Left-to-Right Sliding Windows Leak. In CHES. 555--576."},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"crossref","unstructured":"Atri Bhattacharyya Alexandra Sandulescu Matthias Neugschwandtner Alessandro Sorniotti Babak Falsafi Mathias Payer and Anil Kurmus. 2019. SMoTherSpectre: exploiting speculative execution through port contention. In CCS.  Atri Bhattacharyya Alexandra Sandulescu Matthias Neugschwandtner Alessandro Sorniotti Babak Falsafi Mathias Payer and Anil Kurmus. 2019. SMoTherSpectre: exploiting speculative execution through port contention. In CCS.","DOI":"10.1145\/3319535.3363194"},{"key":"e_1_3_2_2_8_1","volume-title":"USENIX Security Symposium.","author":"Canella Claudio","year":"2019","unstructured":"Claudio Canella , Jo Van Bulck , Michael Schwarz , Moritz Lipp , Benjamin von Berg , Philipp Ortner , Frank Piessens , Dmitry Evtyushkin , and Daniel Gruss . 2019 . A Systematic Evaluation of Transient Execution Attacks and Defenses . In USENIX Security Symposium. Claudio Canella, Jo Van Bulck, Michael Schwarz, Moritz Lipp, Benjamin von Berg, Philipp Ortner, Frank Piessens, Dmitry Evtyushkin, and Daniel Gruss. 2019. A Systematic Evaluation of Transient Execution Attacks and Defenses. In USENIX Security Symposium."},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"crossref","unstructured":"Guoxing Chen Sanchuan Chen Yuan Xiao Yinqian Zhang Zhiqiang Lin and Ten H Lai. 2019. SgxPectre Attacks: Stealing Intel Secrets from SGX Enclaves via Speculative Execution. In EuroS&P.  Guoxing Chen Sanchuan Chen Yuan Xiao Yinqian Zhang Zhiqiang Lin and Ten H Lai. 2019. SgxPectre Attacks: Stealing Intel Secrets from SGX Enclaves via Speculative Execution. In EuroS&P.","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"e_1_3_2_2_10_1","unstructured":"Jonathan Corbet. 2017. KAISER: hiding the kernel from user space. https:\/\/lwn.net\/Articles\/738975\/  Jonathan Corbet. 2017. KAISER: hiding the kernel from user space. https:\/\/lwn.net\/Articles\/738975\/"},{"key":"e_1_3_2_2_11_1","unstructured":"Jonathan Corbet. 2018. Meltdown strikes back: the L1 terminal fault vulnerability. https:\/\/lwn.net\/Articles\/762570\/  Jonathan Corbet. 2018. Meltdown strikes back: the L1 terminal fault vulnerability. https:\/\/lwn.net\/Articles\/762570\/"},{"key":"e_1_3_2_2_12_1","unstructured":"Victor Costan and Srinivas Devadas. 2016. Intel SGX explained. (2016).  Victor Costan and Srinivas Devadas. 2016. Intel SGX explained. (2016)."},{"key":"e_1_3_2_2_13_1","unstructured":"Ian Cutress. 2018a. Analyzing Core i9--9900K Performance with Spectre and Meltdown Hardware Mitigations. https:\/\/www.anandtech.com\/show\/13659\/analyzing-core-i9--9900k-performance-with-spectre-and-meltdown-hardware-mitigations  Ian Cutress. 2018a. Analyzing Core i9--9900K Performance with Spectre and Meltdown Hardware Mitigations. https:\/\/www.anandtech.com\/show\/13659\/analyzing-core-i9--9900k-performance-with-spectre-and-meltdown-hardware-mitigations"},{"key":"e_1_3_2_2_14_1","unstructured":"Ian Cutress. 2018b. Spectre and Meltdown in Hardware: Intel Clarifies Whiskey Lake and Amber Lake. https:\/\/www.anandtech.com\/show\/13301\/spectre-and-meltdown-in-hardware-intel-clarifies-whiskey-lake-and-amber-lake  Ian Cutress. 2018b. Spectre and Meltdown in Hardware: Intel Clarifies Whiskey Lake and Amber Lake. https:\/\/www.anandtech.com\/show\/13301\/spectre-and-meltdown-in-hardware-intel-clarifies-whiskey-lake-and-amber-lake"},{"key":"e_1_3_2_2_15_1","unstructured":"Vladimir Davydov. 2015. Idle memory tracking. https:\/\/lwn.net\/Articles\/643578\/  Vladimir Davydov. 2015. Idle memory tracking. https:\/\/lwn.net\/Articles\/643578\/"},{"key":"e_1_3_2_2_16_1","unstructured":"Agner Fog. 2016. The microarchitecture of Intel AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers.  Agner Fog. 2016. The microarchitecture of Intel AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers."},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"crossref","unstructured":"Daniel Genkin Luke Valenta and Yuval Yarom. 2017. May the Fourth Be With You: A Microarchitectural Side Channel Attack on Several Real-World Applications of Curve25519. In CCS. 845--858.  Daniel Genkin Luke Valenta and Yuval Yarom. 2017. May the Fourth Be With You: A Microarchitectural Side Channel Attack on Several Real-World Applications of Curve25519. In CCS. 845--858.","DOI":"10.1145\/3133956.3134029"},{"key":"e_1_3_2_2_18_1","first-page":"680","article-title":"Method and apparatus for performing page table walks in a microprocessor capable of processing speculative instructions","volume":"5","author":"Glew Andy","year":"1997","unstructured":"Andy Glew , Glenn Hinton , and Haitham Akkary . 1997 . Method and apparatus for performing page table walks in a microprocessor capable of processing speculative instructions . US Patent 5 , 680 ,565. Andy Glew, Glenn Hinton, and Haitham Akkary. 1997. Method and apparatus for performing page table walks in a microprocessor capable of processing speculative instructions. US Patent 5,680,565.","journal-title":"US Patent"},{"key":"e_1_3_2_2_19_1","volume-title":"Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security Symposium.","author":"Gras Ben","year":"2018","unstructured":"Ben Gras , Kaveh Razavi , Herbert Bos , and Cristiano Giuffrida . 2018 . Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security Symposium. Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2018. Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security Symposium."},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"crossref","unstructured":"Ben Gras Kaveh Razavi Erik Bosman Herbert Bos and Cristiano Giuffrida. 2017. ASLR on the Line: Practical Cache Attacks on the MMU. In NDSS.  Ben Gras Kaveh Razavi Erik Bosman Herbert Bos and Cristiano Giuffrida. 2017. ASLR on the Line: Practical Cache Attacks on the MMU. In NDSS.","DOI":"10.14722\/ndss.2017.23271"},{"key":"e_1_3_2_2_21_1","unstructured":"Brendan Gregg. 2018. KPTI\/KAISER Meltdown Initial Performance Regressions.  Brendan Gregg. 2018. KPTI\/KAISER Meltdown Initial Performance Regressions."},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Erik Kraft Trishita Tiwari Michael Schwarz Ari Trachtenberg Jason Hennessey Alex Ionescu and Anders Fogh. 2019. Page Cache Attacks. In CCS.  Daniel Gruss Erik Kraft Trishita Tiwari Michael Schwarz Ari Trachtenberg Jason Hennessey Alex Ionescu and Anders Fogh. 2019. Page Cache Attacks. In CCS.","DOI":"10.1145\/3319535.3339809"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Moritz Lipp Michael Schwarz Richard Fellner Cl\u00e9mentine Maurice and Stefan Mangard. 2017. KASLR is Dead: Long Live KASLR. In ESSoS.  Daniel Gruss Moritz Lipp Michael Schwarz Richard Fellner Cl\u00e9mentine Maurice and Stefan Mangard. 2017. KASLR is Dead: Long Live KASLR. In ESSoS.","DOI":"10.1007\/978-3-319-62105-0_11"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Moritz Lipp Michael Schwarz Daniel Genkin Jonas Juffinger Sioli O'Connell Wolfgang Schoechl and Yuval Yarom. 2018. Another Flip in the Wall of Rowhammer Defenses. In S&P.  Daniel Gruss Moritz Lipp Michael Schwarz Daniel Genkin Jonas Juffinger Sioli O'Connell Wolfgang Schoechl and Yuval Yarom. 2018. Another Flip in the Wall of Rowhammer Defenses. In S&P.","DOI":"10.1109\/SP.2018.00031"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Cl\u00e9mentine Maurice Anders Fogh Moritz Lipp and Stefan Mangard. 2016a. Prefetch Side-Channel Attacks: Bypassing SMAP and Kernel ASLR. In CCS.  Daniel Gruss Cl\u00e9mentine Maurice Anders Fogh Moritz Lipp and Stefan Mangard. 2016a. Prefetch Side-Channel Attacks: Bypassing SMAP and Kernel ASLR. In CCS.","DOI":"10.1145\/2976749.2978356"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Cl\u00e9mentine Maurice Klaus Wagner and Stefan Mangard. 2016b. Flush+Flush: A Fast and Stealthy Cache Attack. In DIMVA.  Daniel Gruss Cl\u00e9mentine Maurice Klaus Wagner and Stefan Mangard. 2016b. Flush+Flush: A Fast and Stealthy Cache Attack. In DIMVA.","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_2_2_27_1","volume-title":"Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches. In USENIX Security Symposium.","author":"Gruss Daniel","year":"2015","unstructured":"Daniel Gruss , Raphael Spreitzer , and Stefan Mangard . 2015 . Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches. In USENIX Security Symposium. Daniel Gruss, Raphael Spreitzer, and Stefan Mangard. 2015. Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches. In USENIX Security Symposium."},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"crossref","unstructured":"Le Guan Jingqiang Lin Bo Luo Jiwu Jing and Jing Wang. 2015. Protecting private keys against memory disclosure attacks using hardware transactional memory. In S&P.  Le Guan Jingqiang Lin Bo Luo Jiwu Jing and Jing Wang. 2015. Protecting private keys against memory disclosure attacks using hardware transactional memory. In S&P.","DOI":"10.1109\/SP.2015.8"},{"key":"e_1_3_2_2_29_1","unstructured":"Shay Gueron. 2012. Intel Advanced Encryption Standard (Intel AES) Instructions Set -- Rev 3.01.  Shay Gueron. 2012. Intel Advanced Encryption Standard (Intel AES) Instructions Set -- Rev 3.01."},{"key":"e_1_3_2_2_30_1","volume-title":"Linux Symposium.","author":"Halcrow Michael Austin","year":"2005","unstructured":"Michael Austin Halcrow . 2005 . eCryptfs: An Enterprise-class Encrypted Filesystem for Linux . In Linux Symposium. Michael Austin Halcrow. 2005. eCryptfs: An Enterprise-class Encrypted Filesystem for Linux. In Linux Symposium."},{"key":"e_1_3_2_2_31_1","unstructured":"Sebastien Hily Zhongying Zhang and Per Hammarlund. 2009. Resolving False Dependencies of Speculative Load Instructions. US Patent 7.603 527.  Sebastien Hily Zhongying Zhang and Per Hammarlund. 2009. Resolving False Dependencies of Speculative Load Instructions. US Patent 7.603 527."},{"key":"e_1_3_2_2_32_1","first-page":"533","article-title":"Store-to-load forwarding based on load\/store address computation source information comparisons","volume":"8","author":"Hooker Rodney E","year":"2013","unstructured":"Rodney E Hooker and Colin Eddy . 2013 . Store-to-load forwarding based on load\/store address computation source information comparisons . US Patent 8 , 533 ,438. Rodney E Hooker and Colin Eddy. 2013. Store-to-load forwarding based on load\/store address computation source information comparisons. US Patent 8,533,438.","journal-title":"US Patent"},{"key":"e_1_3_2_2_33_1","unstructured":"Jann Horn. 2018. speculative execution variant 4: speculative store bypass.  Jann Horn. 2018. speculative execution variant 4: speculative store bypass."},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"crossref","unstructured":"Ralf Hund Carsten Willems and Thorsten Holz. 2013. Practical Timing Side Channel Attacks against Kernel Space ASLR. In S&P.  Ralf Hund Carsten Willems and Thorsten Holz. 2013. Practical Timing Side Channel Attacks against Kernel Space ASLR. In S&P.","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_3_2_2_35_1","unstructured":"Intel. [n.d.]. Side Channel Mitigation by Product CPU Model. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/engineering-new-protections-into-hardware.html  Intel. [n.d.]. Side Channel Mitigation by Product CPU Model. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/engineering-new-protections-into-hardware.html"},{"key":"e_1_3_2_2_36_1","volume-title":"Intel 64 and IA-32 Architectures Software Developer's Manual","unstructured":"Intel. 2016. Intel 64 and IA-32 Architectures Software Developer's Manual , Volume 3 (3A, 3B & 3C): System Programming Guide . Intel. 2016. Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3 (3A, 3B & 3C): System Programming Guide."},{"key":"e_1_3_2_2_37_1","unstructured":"Intel. 2018a. Intel Analysis of Speculative Execution Side Channels. https:\/\/software.intel.com\/security-software-guidance\/api-app\/sites\/default\/files\/336983-Intel-Analysis-of-Speculative-Execution-Side-Channels-White-Paper.pdf  Intel. 2018a. Intel Analysis of Speculative Execution Side Channels. https:\/\/software.intel.com\/security-software-guidance\/api-app\/sites\/default\/files\/336983-Intel-Analysis-of-Speculative-Execution-Side-Channels-White-Paper.pdf"},{"key":"e_1_3_2_2_38_1","unstructured":"Intel. 2018b. Speculative Execution Side Channel Mitigations. Revision 3.0.  Intel. 2018b. Speculative Execution Side Channel Mitigations. Revision 3.0."},{"key":"e_1_3_2_2_39_1","volume-title":"Deep Dive: Intel Analysis of Microarchitectural Data Sampling. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-intel-analysis-microarchitectural-data-sampling","year":"2019","unstructured":"Intel. 2019 . Deep Dive: Intel Analysis of Microarchitectural Data Sampling. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-intel-analysis-microarchitectural-data-sampling Intel. 2019. Deep Dive: Intel Analysis of Microarchitectural Data Sampling. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-intel-analysis-microarchitectural-data-sampling"},{"key":"e_1_3_2_2_40_1","unstructured":"Intel. 2019. Intel 64 and IA-32 Architectures Optimization Reference Manual.  Intel. 2019. Intel 64 and IA-32 Architectures Optimization Reference Manual."},{"key":"e_1_3_2_2_41_1","volume-title":"Thomas Eisenbarth, and Berk Sunar.","author":"Irazoqui Gorka","year":"2014","unstructured":"Gorka Irazoqui , Mehmet Sinan Inci , Thomas Eisenbarth, and Berk Sunar. 2014 . Wait a minute! A fast, Cross-VM attack on AES. In RAID '14. Gorka Irazoqui, Mehmet Sinan Inci, Thomas Eisenbarth, and Berk Sunar. 2014. Wait a minute! A fast, Cross-VM attack on AES. In RAID'14."},{"key":"e_1_3_2_2_42_1","volume-title":"SPOILER: Speculative Load Hazards Boost Rowhammer and Cache Attacks. In USENIX Security Symposium.","author":"Islam Saad","year":"2019","unstructured":"Saad Islam , Ahmad Moghimi , Ida Bruhns , Moritz Krebbel , Berk Gulmezoglu , Thomas Eisenbarth , and Berk Sunar . 2019 . SPOILER: Speculative Load Hazards Boost Rowhammer and Cache Attacks. In USENIX Security Symposium. Saad Islam, Ahmad Moghimi, Ida Bruhns, Moritz Krebbel, Berk Gulmezoglu, Thomas Eisenbarth, and Berk Sunar. 2019. SPOILER: Speculative Load Hazards Boost Rowhammer and Cache Attacks. In USENIX Security Symposium."},{"key":"e_1_3_2_2_43_1","doi-asserted-by":"crossref","unstructured":"Yeongjin Jang Sangho Lee and Taesoo Kim. 2016. Breaking Kernel Address Space Layout Randomization with Intel TSX. In CCS.  Yeongjin Jang Sangho Lee and Taesoo Kim. 2016. Breaking Kernel Address Space Layout Randomization with Intel TSX. In CCS.","DOI":"10.1145\/2976749.2978321"},{"key":"e_1_3_2_2_44_1","volume-title":"Speculative Buffer Overflows: Attacks and Defenses. arXiv:1807.03757","author":"Kiriansky Vladimir","year":"2018","unstructured":"Vladimir Kiriansky and Carl Waldspurger . 2018. Speculative Buffer Overflows: Attacks and Defenses. arXiv:1807.03757 ( 2018 ). Vladimir Kiriansky and Carl Waldspurger. 2018. Speculative Buffer Overflows: Attacks and Defenses. arXiv:1807.03757 (2018)."},{"key":"e_1_3_2_2_45_1","volume-title":"Spectre Attacks: Exploiting Speculative Execution. In S&P.","author":"Kocher Paul","year":"2019","unstructured":"Paul Kocher , Jann Horn , Anders Fogh , Daniel Genkin , Daniel Gruss , Werner Haas , Mike Hamburg , Moritz Lipp , Stefan Mangard , Thomas Prescher , Michael Schwarz , and Yuval Yarom . 2019 . Spectre Attacks: Exploiting Speculative Execution. In S&P. Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2019. Spectre Attacks: Exploiting Speculative Execution. In S&P."},{"key":"e_1_3_2_2_46_1","unstructured":"Esmaeil Mohammadian Koruyeh Khaled Khasawneh Chengyu Song and Nael Abu-Ghazaleh. 2018. Spectre Returns! Speculation Attacks using the Return Stack Buffer. In WOOT.  Esmaeil Mohammadian Koruyeh Khaled Khasawneh Chengyu Song and Nael Abu-Ghazaleh. 2018. Spectre Returns! Speculation Attacks using the Return Stack Buffer. In WOOT."},{"key":"e_1_3_2_2_47_1","doi-asserted-by":"crossref","unstructured":"Moritz Lipp Daniel Gruss Michael Schwarz David Bidner Cl\u00e9mentine Maurice and Stefan Mangard. 2017. Practical Keystroke Timing Attacks in Sandboxed JavaScript. In ESORICS.  Moritz Lipp Daniel Gruss Michael Schwarz David Bidner Cl\u00e9mentine Maurice and Stefan Mangard. 2017. Practical Keystroke Timing Attacks in Sandboxed JavaScript. In ESORICS.","DOI":"10.1007\/978-3-319-66399-9_11"},{"key":"e_1_3_2_2_48_1","volume-title":"ARMageddon: Cache Attacks on Mobile Devices. In USENIX Security Symposium.","author":"Lipp Moritz","year":"2016","unstructured":"Moritz Lipp , Daniel Gruss , Raphael Spreitzer , Cl\u00e9mentine Maurice , and Stefan Mangard . 2016 . ARMageddon: Cache Attacks on Mobile Devices. In USENIX Security Symposium. Moritz Lipp, Daniel Gruss, Raphael Spreitzer, Cl\u00e9mentine Maurice, and Stefan Mangard. 2016. ARMageddon: Cache Attacks on Mobile Devices. In USENIX Security Symposium."},{"key":"e_1_3_2_2_49_1","volume-title":"USENIX Security Symposium.","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp , Michael Schwarz , Daniel Gruss , Thomas Prescher , Werner Haas , Anders Fogh , Jann Horn , Stefan Mangard , Paul Kocher , Daniel Genkin , Yuval Yarom , and Mike Hamburg . 2018 . Meltdown: Reading Kernel Memory from User Space . In USENIX Security Symposium. Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading Kernel Memory from User Space. In USENIX Security Symposium."},{"key":"e_1_3_2_2_50_1","volume-title":"Lee","author":"Liu Fangfei","year":"2015","unstructured":"Fangfei Liu , Yuval Yarom , Qian Ge , Gernot Heiser , and Ruby B . Lee . 2015 . Last-Level Cache Side-Channel Attacks are Practical. In S &P. Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee. 2015. Last-Level Cache Side-Channel Attacks are Practical. In S&P."},{"key":"e_1_3_2_2_51_1","unstructured":"LWN. 2017. The current state of kernel page-table isolation. https:\/\/lwn.net\/SubscriberLink\/741878\/eb6c9d3913d7cb2b\/  LWN. 2017. The current state of kernel page-table isolation. https:\/\/lwn.net\/SubscriberLink\/741878\/eb6c9d3913d7cb2b\/"},{"key":"e_1_3_2_2_52_1","doi-asserted-by":"crossref","unstructured":"G. Maisuradze and C. Rossow. 2018. ret2spec: Speculative Execution Using Return Stack Buffers. In CCS.  G. Maisuradze and C. Rossow. 2018. ret2spec: Speculative Execution Using Return Stack Buffers. In CCS.","DOI":"10.1145\/3243734.3243761"},{"key":"e_1_3_2_2_53_1","unstructured":"Julius Mandelblat. [n.d.]. Technology Insight: Intel's Next Generation Microarchitecture Code Name Skylake. In Intel Developer Forum (IDF15). https:\/\/en.wikichip.org\/w\/images\/8\/8f\/Technology_Insight_Intel%E2%80%99s_Next_Generation_Microarchitecture_Code_Name_Skylake.pdf  Julius Mandelblat. [n.d.]. Technology Insight: Intel's Next Generation Microarchitecture Code Name Skylake. In Intel Developer Forum (IDF15). https:\/\/en.wikichip.org\/w\/images\/8\/8f\/Technology_Insight_Intel%E2%80%99s_Next_Generation_Microarchitecture_Code_Name_Skylake.pdf"},{"key":"e_1_3_2_2_54_1","volume-title":"Stefan Mangard, and Kay R\u00f6mer.","author":"Maurice Cl\u00e9mentine","year":"2017","unstructured":"Cl\u00e9mentine Maurice , Manuel Weber , Michael Schwarz , Lukas Giner , Daniel Gruss , Carlo Alberto Boano , Stefan Mangard, and Kay R\u00f6mer. 2017 . Hello from the Other Side : SSH over Robust Cache Covert Channels in the Cloud. In NDSS. Cl\u00e9mentine Maurice, Manuel Weber, Michael Schwarz, Lukas Giner, Daniel Gruss, Carlo Alberto Boano, Stefan Mangard, and Kay R\u00f6mer. 2017. Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud. In NDSS."},{"key":"e_1_3_2_2_55_1","unstructured":"Microsoft. 2019. Lock your Windows 10 PC automatically when you step away from it. https:\/\/support.microsoft.com\/en-us\/help\/4028111\/windows-lock-your-windows-10-pc-automatically-when-you-step-away-from  Microsoft. 2019. Lock your Windows 10 PC automatically when you step away from it. https:\/\/support.microsoft.com\/en-us\/help\/4028111\/windows-lock-your-windows-10-pc-automatically-when-you-step-away-from"},{"key":"e_1_3_2_2_56_1","doi-asserted-by":"crossref","unstructured":"John Monaco. 2018. SoK: Keylogging Side Channels. In S&P.  John Monaco. 2018. SoK: Keylogging Side Channels. In S&P.","DOI":"10.1109\/SP.2018.00026"},{"key":"e_1_3_2_2_57_1","unstructured":"NIST. 2001. FIPS 197 Advanced Encryption Standard (AES).  NIST. 2001. FIPS 197 Advanced Encryption Standard (AES)."},{"key":"e_1_3_2_2_58_1","unstructured":"O'Keeffe Dan and Muthukumaran Divya and Aublin Pierre-Louis and Kelbert Florian and Priebe Christian and Lind Josh and Zhu Huanzhou and Pietzuch Peter. 2018. Spectre attack against SGX enclave.  O'Keeffe Dan and Muthukumaran Divya and Aublin Pierre-Louis and Kelbert Florian and Priebe Christian and Lind Josh and Zhu Huanzhou and Pietzuch Peter. 2018. Spectre attack against SGX enclave."},{"key":"e_1_3_2_2_59_1","doi-asserted-by":"crossref","unstructured":"Yossef Oren Vasileios P Kemerlis Simha Sethumadhavan and Angelos D Keromytis. 2015. The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications. In CCS.  Yossef Oren Vasileios P Kemerlis Simha Sethumadhavan and Angelos D Keromytis. 2015. The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications. In CCS.","DOI":"10.1145\/2810103.2813708"},{"key":"e_1_3_2_2_60_1","doi-asserted-by":"crossref","unstructured":"Dag Arne Osvik Adi Shamir and Eran Tromer. 2006. Cache Attacks and Countermeasures: the Case of AES. In CT-RSA.  Dag Arne Osvik Adi Shamir and Eran Tromer. 2006. Cache Attacks and Countermeasures: the Case of AES. In CT-RSA.","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_2_61_1","unstructured":"Colin Percival. 2005. Cache missing for fun and profit. In BSDCan.  Colin Percival. 2005. Cache missing for fun and profit. In BSDCan."},{"key":"e_1_3_2_2_62_1","volume-title":"Leon Groot Bruinderink, and Yuval Yarom","author":"Pessl Peter","year":"2017","unstructured":"Peter Pessl , Leon Groot Bruinderink, and Yuval Yarom . 2017 . To BLISS-B or not to be: Attacking strongSwan's Implementation of Post-Quantum Signatures. In CCS. 1843--1855. Peter Pessl, Leon Groot Bruinderink, and Yuval Yarom. 2017. To BLISS-B or not to be: Attacking strongSwan's Implementation of Post-Quantum Signatures. In CCS. 1843--1855."},{"key":"e_1_3_2_2_63_1","volume-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In USENIX Security Symposium.","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl , Daniel Gruss , Cl\u00e9mentine Maurice , Michael Schwarz , and Stefan Mangard . 2016 . DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In USENIX Security Symposium. Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In USENIX Security Symposium."},{"key":"e_1_3_2_2_64_1","doi-asserted-by":"crossref","unstructured":"Thomas Ristenpart Eran Tromer Hovav Shacham and Stefan Savage. 2009. Hey You Get Off of My Cloud: Exploring Information Leakage in Third-Party Compute Clouds. In CCS.  Thomas Ristenpart Eran Tromer Hovav Shacham and Stefan Savage. 2009. Hey You Get Off of My Cloud: Exploring Information Leakage in Third-Party Compute Clouds. In CCS.","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_3_2_2_65_1","doi-asserted-by":"crossref","unstructured":"Michael Schwarz Moritz Lipp Daniel Gruss Samuel Weiser Cl\u00e9mentine Maurice Raphael Spreitzer and Stefan Mangard. 2018. KeyDrown: Eliminating Software-Based Keystroke Timing Side-Channel Attacks. In NDSS.  Michael Schwarz Moritz Lipp Daniel Gruss Samuel Weiser Cl\u00e9mentine Maurice Raphael Spreitzer and Stefan Mangard. 2018. KeyDrown: Eliminating Software-Based Keystroke Timing Side-Channel Attacks. In NDSS.","DOI":"10.14722\/ndss.2018.23027"},{"key":"e_1_3_2_2_66_1","unstructured":"Michael Schwarz Moritz Lipp Daniel Moghimi Jo Van Bulck Julian Stecklina Thomas Prescher and Daniel Gruss. 2019 a. ZombieLoad: Cross-Privilege-Boundary Data Sampling. In CCS.  Michael Schwarz Moritz Lipp Daniel Moghimi Jo Van Bulck Julian Stecklina Thomas Prescher and Daniel Gruss. 2019 a. ZombieLoad: Cross-Privilege-Boundary Data Sampling. In CCS."},{"key":"e_1_3_2_2_67_1","doi-asserted-by":"crossref","unstructured":"Michael Schwarz Cl\u00e9mentine Maurice Daniel Gruss and Stefan Mangard. 2017a. Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript. In FC.  Michael Schwarz Cl\u00e9mentine Maurice Daniel Gruss and Stefan Mangard. 2017a. Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript. In FC.","DOI":"10.1007\/978-3-319-70972-7_13"},{"key":"e_1_3_2_2_68_1","doi-asserted-by":"crossref","unstructured":"Michael Schwarz Martin Schwarzl Moritz Lipp and Daniel Gruss. 2019 b. NetSpectre: Read Arbitrary Memory over Network. In ESORICS.  Michael Schwarz Martin Schwarzl Moritz Lipp and Daniel Gruss. 2019 b. NetSpectre: Read Arbitrary Memory over Network. In ESORICS.","DOI":"10.1007\/978-3-030-29959-0_14"},{"key":"e_1_3_2_2_69_1","doi-asserted-by":"crossref","unstructured":"Michael Schwarz Samuel Weiser Daniel Gruss Cl\u00e9mentine Maurice and Stefan Mangard. 2017b. Malware Guard Extension: Using SGX to Conceal Cache Attacks. In DIMVA.  Michael Schwarz Samuel Weiser Daniel Gruss Cl\u00e9mentine Maurice and Stefan Mangard. 2017b. Malware Guard Extension: Using SGX to Conceal Cache Attacks. In DIMVA.","DOI":"10.1007\/978-3-319-60876-1_1"},{"key":"e_1_3_2_2_70_1","volume-title":"LazyFP: Leaking FPU Register State using Microarchitectural Side-Channels. arXiv preprint arXiv:1806.07480","author":"Stecklina Julian","year":"2018","unstructured":"Julian Stecklina and Thomas Prescher . 2018. LazyFP: Leaking FPU Register State using Microarchitectural Side-Channels. arXiv preprint arXiv:1806.07480 ( 2018 ). Julian Stecklina and Thomas Prescher. 2018. LazyFP: Leaking FPU Register State using Microarchitectural Side-Channels. arXiv preprint arXiv:1806.07480 (2018)."},{"key":"e_1_3_2_2_71_1","volume-title":"MeltdownPrime and SpectrePrime: Automatically-Synthesized Attacks Exploiting Invalidation-Based Coherence Protocols. arXiv:1802.03802","author":"Trippel Caroline","year":"2018","unstructured":"Caroline Trippel , Daniel Lustig , and Margaret Martonosi . 2018. MeltdownPrime and SpectrePrime: Automatically-Synthesized Attacks Exploiting Invalidation-Based Coherence Protocols. arXiv:1802.03802 ( 2018 ). Caroline Trippel, Daniel Lustig, and Margaret Martonosi. 2018. MeltdownPrime and SpectrePrime: Automatically-Synthesized Attacks Exploiting Invalidation-Based Coherence Protocols. arXiv:1802.03802 (2018)."},{"key":"e_1_3_2_2_72_1","volume-title":"USENIX Security Symposium.","author":"Bulck Jo Van","year":"2018","unstructured":"Jo Van Bulck , Marina Minkin , Ofir Weisse , Daniel Genkin , Baris Kasikci , Frank Piessens , Mark Silberstein , Thomas F. Wenisch , Yuval Yarom , and Raoul Strackx . 2018 . Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution . In USENIX Security Symposium. Jo Van Bulck, Marina Minkin, Ofir Weisse, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Thomas F. Wenisch, Yuval Yarom, and Raoul Strackx. 2018. Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution. In USENIX Security Symposium."},{"key":"e_1_3_2_2_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152706"},{"key":"e_1_3_2_2_74_1","volume-title":"RIDL: Rogue In-flight Data Load. In S&P.","author":"van Schaik Stephan","year":"2019","unstructured":"Stephan van Schaik , Alyssa Milburn , Sebastian \u00d6sterlund , Pietro Frigo , Giorgi Maisuradze , Kaveh Razavi , Herbert Bos , and Cristiano Giuffrida . 2019 . RIDL: Rogue In-flight Data Load. In S&P. Stephan van Schaik, Alyssa Milburn, Sebastian \u00d6sterlund, Pietro Frigo, Giorgi Maisuradze, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2019. RIDL: Rogue In-flight Data Load. In S&P."},{"key":"e_1_3_2_2_75_1","doi-asserted-by":"crossref","unstructured":"Pepe Vila Boris K\u00f6pf and Jose Morales. 2019. Theory and Practice of Finding Eviction Sets. In S&P.  Pepe Vila Boris K\u00f6pf and Jose Morales. 2019. Theory and Practice of Finding Eviction Sets. In S&P.","DOI":"10.1109\/SP.2019.00042"},{"key":"e_1_3_2_2_76_1","unstructured":"Ofir Weisse Jo Van Bulck Marina Minkin Daniel Genkin Baris Kasikci Frank Piessens Mark Silberstein Raoul Strackx Thomas F Wenisch and Yuval Yarom. [n.d.]. Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution. https:\/\/foreshadowattack.eu\/foreshadow-NG.pdf  Ofir Weisse Jo Van Bulck Marina Minkin Daniel Genkin Baris Kasikci Frank Piessens Mark Silberstein Raoul Strackx Thomas F Wenisch and Yuval Yarom. [n.d.]. Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution. https:\/\/foreshadowattack.eu\/foreshadow-NG.pdf"},{"key":"e_1_3_2_2_77_1","doi-asserted-by":"crossref","unstructured":"Y. Xu W. Cui and M. Peinado. 2015. Controlled-Channel Attacks : Deterministic Side Channels for Untrusted Operating Systems. In S&P.  Y. Xu W. Cui and M. Peinado. 2015. Controlled-Channel Attacks : Deterministic Side Channels for Untrusted Operating Systems. In S&P.","DOI":"10.1109\/SP.2015.45"},{"key":"e_1_3_2_2_78_1","volume-title":"USENIX Security Symposium.","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner . 2014 . Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack . In USENIX Security Symposium. Yuval Yarom and Katrina Falkner. 2014. Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack. In USENIX Security Symposium."},{"key":"e_1_3_2_2_79_1","doi-asserted-by":"crossref","unstructured":"Yinqian Zhang Ari Juels Michael K. Reiter and Thomas Ristenpart. 2014. Cross-Tenant Side-Channel Attacks in PaaS Clouds. In CCS.  Yinqian Zhang Ari Juels Michael K. Reiter and Thomas Ristenpart. 2014. Cross-Tenant Side-Channel Attacks in PaaS Clouds. In CCS.","DOI":"10.1145\/2660267.2660356"}],"event":{"name":"CCS '19: 2019 ACM SIGSAC Conference on Computer and Communications Security","location":"London United Kingdom","acronym":"CCS '19","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3319535.3363219","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3319535.3363219","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3319535.3363219","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:44:33Z","timestamp":1750203873000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3319535.3363219"}},"subtitle":["Leaking Data on Meltdown-resistant CPUs"],"short-title":[],"issued":{"date-parts":[[2019,11,6]]},"references-count":79,"alternative-id":["10.1145\/3319535.3363219","10.1145\/3319535"],"URL":"https:\/\/doi.org\/10.1145\/3319535.3363219","relation":{},"subject":[],"published":{"date-parts":[[2019,11,6]]},"assertion":[{"value":"2019-11-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}