{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T07:12:09Z","timestamp":1763968329027,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":57,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,7,2]],"date-time":"2019-07-02T00:00:00Z","timestamp":1562025600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Department of Defense","award":["FA8750-17-C-0016"],"award-info":[{"award-number":["FA8750-17-C-0016"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1617902, CNS-1749895"],"award-info":[{"award-number":["CNS-1617902, CNS-1749895"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Office of Naval Research","award":["N00014-15-1-2378"],"award-info":[{"award-number":["N00014-15-1-2378"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,7,2]]},"DOI":"10.1145\/3321705.3329820","type":"proceedings-article","created":{"date-parts":[[2019,7,9]],"date-time":"2019-07-09T12:53:20Z","timestamp":1562676800000},"page":"73-85","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":33,"title":["The SEVerESt Of Them All"],"prefix":"10.1145","author":[{"given":"Jan","family":"Werner","sequence":"first","affiliation":[{"name":"University of North Carolina, Chapel Hill, NC, USA"}]},{"given":"Joshua","family":"Mason","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana-Champaign, IL, USA"}]},{"given":"Manos","family":"Antonakakis","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}]},{"given":"Michalis","family":"Polychronakis","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}]},{"given":"Fabian","family":"Monrose","sequence":"additional","affiliation":[{"name":"University of North Carolina, Chapel Hill, NC, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,7,2]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Secure memory encryption (AMD). https:\/\/www.mail-archive.com\/linux-doc@vger.kernel.org\/msg02713.html","author":"RFC PATCH","year":"2016","unstructured":"{ RFC PATCH v1 00\/18} x86 : Secure memory encryption (AMD). https:\/\/www.mail-archive.com\/linux-doc@vger.kernel.org\/msg02713.html , 2016 . {RFC PATCH v1 00\/18} x86: Secure memory encryption (AMD). https:\/\/www.mail-archive.com\/linux-doc@vger.kernel.org\/msg02713.html, 2016."},{"volume-title":"http:\/\/cloudsuite.ch\/","year":"2018","key":"e_1_3_2_1_2_1","unstructured":"Cloudsuite. http:\/\/cloudsuite.ch\/ , 2018 . Cloudsuite. http:\/\/cloudsuite.ch\/, 2018."},{"key":"e_1_3_2_1_3_1","volume-title":"Intel releases linux CPU microcodes to fix meltdown and spectre bugs","author":"Abrams L.","year":"2017","unstructured":"L. Abrams . Intel releases linux CPU microcodes to fix meltdown and spectre bugs , 2017 . L. Abrams. Intel releases linux CPU microcodes to fix meltdown and spectre bugs, 2017."},{"volume-title":"System programming","author":"AMD.","key":"e_1_3_2_1_4_1","unstructured":"AMD. AMD64 architecture programmer's manual volume 2 : System programming . http:\/\/support.amd.com\/TechDocs\/24593.pdf, 2017. AMD. AMD64 architecture programmer's manual volume 2: System programming. http:\/\/support.amd.com\/TechDocs\/24593.pdf, 2017."},{"key":"e_1_3_2_1_5_1","volume-title":"AMD research instruction based sampling toolkit. https:\/\/github.com\/jlgreathouse\/AMD_IBS_Toolkit","author":"AMD.","year":"2018","unstructured":"AMD. AMD research instruction based sampling toolkit. https:\/\/github.com\/jlgreathouse\/AMD_IBS_Toolkit , 2018 . AMD. AMD research instruction based sampling toolkit. https:\/\/github.com\/jlgreathouse\/AMD_IBS_Toolkit, 2018."},{"key":"e_1_3_2_1_6_1","volume-title":"SEV-ES guest-hypervisor communication block standardization. https:\/\/developer.amd.com\/wp-content\/resources\/56421.pdf","author":"AMD.","year":"2019","unstructured":"AMD. SEV-ES guest-hypervisor communication block standardization. https:\/\/developer.amd.com\/wp-content\/resources\/56421.pdf , 2019 . AMD. SEV-ES guest-hypervisor communication block standardization. https:\/\/developer.amd.com\/wp-content\/resources\/56421.pdf, 2019."},{"key":"e_1_3_2_1_7_1","first-page":"267","volume-title":"USENIX Symposium on Operating Systems Design and Implementation","author":"Baumann A.","year":"2014","unstructured":"A. Baumann , M. Peinado , and G. Hunt . Shielding applications from an untrusted cloud with haven . In USENIX Symposium on Operating Systems Design and Implementation , pages 267 -- 283 , 2014 . A. Baumann, M. Peinado, and G. Hunt. Shielding applications from an untrusted cloud with haven. In USENIX Symposium on Operating Systems Design and Implementation, pages 267--283, 2014."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3023872"},{"key":"e_1_3_2_1_9_1","first-page":"1041","volume-title":"USENIX Security Symposium","author":"Bulck J. V.","year":"2017","unstructured":"J. V. Bulck , N. Weichbrodt , R. Kapitza , F. Piessens , and R. Strackx . Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution . In USENIX Security Symposium , pages 1041 -- 1056 , 2017 . J. V. Bulck, N. Weichbrodt, R. Kapitza, F. Piessens, and R. Strackx. Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution. In USENIX Security Symposium, pages 1041--1056, 2017."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451145"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353534.1346284"},{"key":"e_1_3_2_1_12_1","first-page":"857","volume-title":"USENIX Security Symposium","author":"Costan V.","year":"2016","unstructured":"V. Costan , I. Lebedev , and S. Devadas . Sanctum: Minimal hardware extensions for strong software isolation . In USENIX Security Symposium , pages 857 -- 874 , 2016 . V. Costan, I. Lebedev, and S. Devadas. Sanctum: Minimal hardware extensions for strong software isolation. In USENIX Security Symposium, pages 857--874, 2016."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541986"},{"key":"e_1_3_2_1_14_1","volume-title":"Severe security advisory on AMD processors. https:\/\/amdflaws.com","author":"LABS.","year":"2018","unstructured":"CTS- LABS. Severe security advisory on AMD processors. https:\/\/amdflaws.com , 2018 . CTS-LABS. Severe security advisory on AMD processors. https:\/\/amdflaws.com, 2018."},{"key":"e_1_3_2_1_15_1","volume-title":"A new performance analysis technique for AMD family 10h processors. https:\/\/developer.amd.com\/wordpress\/media\/2012\/10\/AMD_IBS_paper_EN.pdf","author":"Drongowski P. J.","year":"2007","unstructured":"P. J. Drongowski . Instruction-based sampling : A new performance analysis technique for AMD family 10h processors. https:\/\/developer.amd.com\/wordpress\/media\/2012\/10\/AMD_IBS_paper_EN.pdf , 2007 . P. J. Drongowski. Instruction-based sampling: A new performance analysis technique for AMD family 10h processors. https:\/\/developer.amd.com\/wordpress\/media\/2012\/10\/AMD_IBS_paper_EN.pdf, 2007."},{"key":"e_1_3_2_1_16_1","volume-title":"Secure Encrypted Virtualization is Unsecure! https:\/\/arxiv.org\/pdf\/1712.05090.pdf","author":"Du Z.-H.","year":"2017","unstructured":"Z.-H. Du , Z. Ying , Z. Ma , Y. Mai , P. Wang , J. Liu , and J. Fang . Secure Encrypted Virtualization is Unsecure! https:\/\/arxiv.org\/pdf\/1712.05090.pdf , 2017 . Z.-H. Du, Z. Ying, Z. Ma, Y. Mai, P. Wang, J. Liu, and J. Fang. Secure Encrypted Virtualization is Unsecure! https:\/\/arxiv.org\/pdf\/1712.05090.pdf, 2017."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01004-0_1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1947337.1947356"},{"key":"e_1_3_2_1_19_1","unstructured":"J. Greene. Intel Trusted Execution Technology. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/trusted-execution-technology\/trusted-execution-technology-security-paper.html.  J. Greene. Intel Trusted Execution Technology. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/trusted-execution-technology\/trusted-execution-technology-security-paper.html."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2016.124"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/1496711.1496715"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARES.2015.43"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2566673"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3050748.3050763"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155652"},{"key":"e_1_3_2_1_28_1","volume-title":"http:\/\/support.amd.com\/TechDocs\/Protecting%20VM%20Register%20State%20with%20SEV-ES.pdf","author":"Kaplan D.","year":"2017","unstructured":"D. Kaplan . Protecting VM register state with SEV-ES. http:\/\/support.amd.com\/TechDocs\/Protecting%20VM%20Register%20State%20with%20SEV-ES.pdf , 2017 . D. Kaplan. Protecting VM register state with SEV-ES. http:\/\/support.amd.com\/TechDocs\/Protecting%20VM%20Register%20State%20with%20SEV-ES.pdf, 2017."},{"key":"e_1_3_2_1_29_1","unstructured":"D. Kaplan J. Powell and T. Woller. AMD memory encryption. http:\/\/amd-dev.wpengine.netdna-cdn.com\/wordpress\/media\/2013\/12\/AMD_Memory_Encryption_Whitepaper_v7-Public.pdf 2016.  D. Kaplan J. Powell and T. Woller. AMD memory encryption. http:\/\/amd-dev.wpengine.netdna-cdn.com\/wordpress\/media\/2013\/12\/AMD_Memory_Encryption_Whitepaper_v7-Public.pdf 2016."},{"key":"e_1_3_2_1_30_1","volume-title":"Rowhammer: Reliability analysis and security implications. CoRR, abs\/1603.00747","author":"Kim Y.","year":"2016","unstructured":"Y. Kim , R. Daly , J. Kim , C. Fallin , J. Lee , D. Lee , C. Wilkerson , K. Lai , and O. Mutlu . Rowhammer: Reliability analysis and security implications. CoRR, abs\/1603.00747 , 2016 . Y. Kim, R. Daly, J. Kim, C. Fallin, J. Lee, D. Lee, C. Wilkerson, K. Lai, and O. Mutlu. Rowhammer: Reliability analysis and security implications. CoRR, abs\/1603.00747, 2016."},{"key":"e_1_3_2_1_31_1","volume-title":"Spectre attacks: Exploiting speculative execution. https:\/\/arxiv.org\/abs\/1801.01203","author":"Kocher P.","year":"2018","unstructured":"P. Kocher , D. Genkin , D. Gruss , W. Haas , M. Hamburg , M. Lipp , S. Mangard , T. Prescher , M. Schwarz , and Y. Yarom . Spectre attacks: Exploiting speculative execution. https:\/\/arxiv.org\/abs\/1801.01203 , 2018 . P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom. Spectre attacks: Exploiting speculative execution. https:\/\/arxiv.org\/abs\/1801.01203, 2018."},{"key":"e_1_3_2_1_32_1","first-page":"523","volume-title":"USENIX Security Symposium","author":"Lee J.","year":"2017","unstructured":"Lee, Jang, Jang, Kwak, Choi, Choi, Kim, Peinado, and Kang}hack-sgx J. Lee , J. Jang , Y. Jang , N. Kwak , Y. Choi , C. Choi , T. Kim , M. Peinado , and B. B. Kang . Hacking in darkness: Return-oriented programming against secure enclaves . In USENIX Security Symposium , pages 523 -- 539 , 2017 a . Lee, Jang, Jang, Kwak, Choi, Choi, Kim, Peinado, and Kang}hack-sgxJ. Lee, J. Jang, Y. Jang, N. Kwak, Y. Choi, C. Choi, T. Kim, M. Peinado, and B. B. Kang. Hacking in darkness: Return-oriented programming against secure enclaves. In USENIX Security Symposium, pages 523--539, 2017 a ."},{"key":"e_1_3_2_1_33_1","first-page":"557","volume-title":"USENIX Security Symposium","author":"Lee S.","year":"2017","unstructured":"Lee, Shih, Gera, Kim, Kim, and Peinado}Lee17 S. Lee , M.-W. Shih , P. Gera , T. Kim , H. Kim , and M. Peinado . Inferring fine-grained control flow inside SGX enclaves with branch shadowing . In USENIX Security Symposium , pages 557 -- 574 , 2017 b . Lee, Shih, Gera, Kim, Kim, and Peinado}Lee17S. Lee, M.-W. Shih, P. Gera, T. Kim, H. Kim, and M. Peinado. Inferring fine-grained control flow inside SGX enclaves with branch shadowing. In USENIX Security Symposium, pages 557--574, 2017 b ."},{"key":"e_1_3_2_1_34_1","volume-title":"https:\/\/arxiv.org\/abs\/1801.01207","author":"Lipp M.","year":"2018","unstructured":"M. Lipp , M. Schwarz , D. Gruss , T. Prescher , W. Haas , S. Mangard , P. Kocher , D. Genkin , Y. Yarom , and M. Hamburg . Meltdown . https:\/\/arxiv.org\/abs\/1801.01207 , 2018 . M. Lipp, M. Schwarz, D. Gruss, T. Prescher, W. Haas, S. Mangard, P. Kocher, D. Genkin, Y. Yarom, and M. Hamburg. Meltdown. https:\/\/arxiv.org\/abs\/1801.01207, 2018."},{"key":"e_1_3_2_1_35_1","article-title":"A survey of side-channel attacks on caches and countermeasures","author":"Lyu Y.","year":"2017","unstructured":"Y. Lyu and P. Mishra . A survey of side-channel attacks on caches and countermeasures . Journal of Hardware and Systems Security , Nov 2017 . Y. Lyu and P. Mishra. A survey of side-channel attacks on caches and countermeasures. Journal of Hardware and Systems Security, Nov 2017.","journal-title":"Journal of Hardware and Systems Security"},{"key":"e_1_3_2_1_36_1","volume-title":"Speculose: Analyzing the security implications of speculative execution in CPUs. https:\/\/arxiv.org\/abs\/1801.04084","author":"Maisuradze G.","year":"2018","unstructured":"G. Maisuradze and C. Rossow . Speculose: Analyzing the security implications of speculative execution in CPUs. https:\/\/arxiv.org\/abs\/1801.04084 , 2018 . G. Maisuradze and C. Rossow. Speculose: Analyzing the security implications of speculative execution in CPUs. https:\/\/arxiv.org\/abs\/1801.04084, 2018."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3193111.3193112"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3292006.3300022"},{"key":"e_1_3_2_1_39_1","volume-title":"Department of Defense","author":"985)}orangebookNational Security Institute.","year":"1985","unstructured":"985)}orangebookNational Security Institute. Department of Defense Trusted Computer System Evaluation Criteria . Department of Defense , 1985 . 985)}orangebookNational Security Institute. Department of Defense Trusted Computer System Evaluation Criteria. Department of Defense, 1985."},{"key":"e_1_3_2_1_40_1","first-page":"565","volume-title":"USENIX Security Symposium","author":"Pessl P.","year":"2016","unstructured":"P. Pessl , D. Gruss , C. Maurice , M. Schwarz , and S. Mangard . DRAMA: Exploiting DRAM addressing for cross-cpu attacks . In USENIX Security Symposium , pages 565 -- 581 , 2016 . P. Pessl, D. Gruss, C. Maurice, M. Schwarz, and S. Mangard. DRAMA: Exploiting DRAM addressing for cross-cpu attacks. In USENIX Security Symposium, pages 565--581, 2016."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152706"},{"key":"e_1_3_2_1_42_1","volume-title":"Defcon","author":"Quynh N. A.","year":"2010","unstructured":"N. A. Quynh . Operating system fingerprinting for virtual machines . Defcon , 2010 . N. A. Quynh. Operating system fingerprinting for virtual machines. Defcon, 2010."},{"key":"e_1_3_2_1_43_1","volume-title":"SSL and TLS: Designing and Building Secure Systems","author":"Rescorla E.","year":"2001","unstructured":"E. Rescorla . SSL and TLS: Designing and Building Secure Systems . Addison-Wesley , 2001 . E. Rescorla. SSL and TLS: Designing and Building Secure Systems. Addison-Wesley, 2001."},{"key":"e_1_3_2_1_44_1","volume-title":"Black Hat USA","author":"Sharkey J.","year":"2016","unstructured":"J. Sharkey . Breaking hardware-enforced security with hypervisors . Black Hat USA , 2016 . J. Sharkey. Breaking hardware-enforced security with hypervisors. Black Hat USA, 2016."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897845.2897885"},{"key":"e_1_3_2_1_46_1","volume-title":"CoRR","author":"Spreitzer R.","year":"2016","unstructured":"R. Spreitzer , V. Moonsamy , T. Korak , and S. Mangard . SoK: systematic classification of side-channel attacks on mobile devices . CoRR , 2016 . R. Spreitzer, V. Moonsamy, T. Korak, and S. Mangard. SoK: systematic classification of side-channel attacks on mobile devices. CoRR, 2016."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2151022"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132439"},{"key":"e_1_3_2_1_49_1","volume-title":"TPM Main: Part 1 -- Design Principles. https:\/\/trustedcomputinggroup.org\/resource\/tpm-main-specification\/","author":"003)}tpmTrusted Computing Group","year":"2003","unstructured":"003)}tpmTrusted Computing Group . TPM Main: Part 1 -- Design Principles. https:\/\/trustedcomputinggroup.org\/resource\/tpm-main-specification\/ , 2003 . 003)}tpmTrusted Computing Group. TPM Main: Part 1 -- Design Principles. https:\/\/trustedcomputinggroup.org\/resource\/tpm-main-specification\/, 2003."},{"key":"e_1_3_2_1_50_1","volume-title":"Securing memory encryption and authentication against side-channel attacks using unprotected primitives. IACR ePrint Archive","author":"Unterluggauer T.","year":"2017","unstructured":"T. Unterluggauer , M. Werner , and S. Mangard . Securing memory encryption and authentication against side-channel attacks using unprotected primitives. IACR ePrint Archive , 2017 : 663, 2017. T. Unterluggauer, M. Werner, and S. Mangard. Securing memory encryption and authentication against side-channel attacks using unprotected primitives. IACR ePrint Archive, 2017: 663, 2017."},{"key":"e_1_3_2_1_51_1","volume-title":"Erim: Secure and efficient in-process isolation with memory protection keys. https:\/\/arxiv.org\/abs\/1801.06822","author":"Vahldiek-Oberwagner A.","year":"2018","unstructured":"A. Vahldiek-Oberwagner , E. Elnikety , D. Garg , and P. Druschel . Erim: Secure and efficient in-process isolation with memory protection keys. https:\/\/arxiv.org\/abs\/1801.06822 , 2018 . A. Vahldiek-Oberwagner, E. Elnikety, D. Garg, and P. Druschel. Erim: Secure and efficient in-process isolation with memory protection keys. https:\/\/arxiv.org\/abs\/1801.06822, 2018."},{"volume-title":"Securing the cloud: A review of cloud computing, security implictions, and best practices","year":"2009","key":"e_1_3_2_1_52_1","unstructured":"VMware. Securing the cloud: A review of cloud computing, security implictions, and best practices , 2009 . VMware. Securing the cloud: A review of cloud computing, security implictions, and best practices, 2009."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134038"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/SECPRI.1999.766910"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056797"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522323"},{"key":"e_1_3_2_1_57_1","first-page":"19","volume-title":"USENIX Security Symposium","author":"Xiao Y.","year":"2016","unstructured":"Y. Xiao , X. Zhang , Y. Zhang , and R. Teodorescu . One bit flips, one cloud flops: Cross-vm row hammer attacks and privilege escalation . In USENIX Security Symposium , pages 19 -- 35 , 2016 . Y. Xiao, X. Zhang, Y. Zhang, and R. Teodorescu. One bit flips, one cloud flops: Cross-vm row hammer attacks and privilege escalation. In USENIX Security Symposium, pages 19--35, 2016."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.45"}],"event":{"name":"Asia CCS '19: ACM Asia Conference on Computer and Communications Security","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"],"location":"Auckland New Zealand","acronym":"Asia CCS '19"},"container-title":["Proceedings of the 2019 ACM Asia Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3321705.3329820","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3321705.3329820","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3321705.3329820","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:39Z","timestamp":1750204479000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3321705.3329820"}},"subtitle":["Inference Attacks Against Secure Virtual Enclaves"],"short-title":[],"issued":{"date-parts":[[2019,7,2]]},"references-count":57,"alternative-id":["10.1145\/3321705.3329820","10.1145\/3321705"],"URL":"https:\/\/doi.org\/10.1145\/3321705.3329820","relation":{},"subject":[],"published":{"date-parts":[[2019,7,2]]},"assertion":[{"value":"2019-07-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}