{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T16:29:21Z","timestamp":1756312161627,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T00:00:00Z","timestamp":1558915200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,27]]},"DOI":"10.1145\/3323439.3323982","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"5-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A New Mapping Methodology for Coarse-Grained Programmable Systolic Architectures"],"prefix":"10.1145","author":[{"given":"Elias","family":"Barbudo","sequence":"first","affiliation":[{"name":"Universit\u00e9 Paris-Est, Laboratoire d'Informatique Gaspard Monge (LIGM), UMR CNRS, ESIEE Paris Noisy Le Grand, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eva","family":"Dokladalova","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Paris-Est, Laboratoire d'Informatique Gaspard Monge (LIGM), UMR CNRS, ESIEE Paris Noisy Le Grand, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thierry","family":"Grandpierre","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Paris-Est, Laboratoire d'Informatique Gaspard Monge (LIGM), UMR CNRS, ESIEE Paris Noisy Le Grand, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laurent","family":"George","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Paris-Est, Laboratoire d'Informatique Gaspard Monge (LIGM), UMR CNRS, ESIEE Paris Noisy Le Grand, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,5,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-015-0518-2"},{"volume-title":"International Conference on Field-Programmable Technology. 285--292","author":"Chen L.","key":"e_1_3_2_1_2_1","unstructured":"L. Chen and T. Mitra . 2012. Graph minor approach for application mapping on CGRAs . In International Conference on Field-Programmable Technology. 285--292 . L. Chen and T. Mitra. 2012. Graph minor approach for application mapping on CGRAs. In International Conference on Field-Programmable Technology. 285--292."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195986"},{"volume-title":"DAS: An Efficient NoC Router for Mixed-Criticality Real-Time Systems. In IEEE International Conference on Computer Design (ICCD). 229--232","author":"Dridi M.","key":"e_1_3_2_1_4_1","unstructured":"M. Dridi , S. Rubini , M. Lallali , M. J. S. Florez , F. Singhoff , and J. P. Diguet . 2017 . DAS: An Efficient NoC Router for Mixed-Criticality Real-Time Systems. In IEEE International Conference on Computer Design (ICCD). 229--232 . M. Dridi, S. Rubini, M. Lallali, M. J. S. Florez, F. Singhoff, and J. P. Diguet. 2017. DAS: An Efficient NoC Router for Mixed-Criticality Real-Time Systems. In IEEE International Conference on Computer Design (ICCD). 229--232."},{"volume-title":"CVPR 2011 WORKSHOPS. 109--116","author":"Farabet C.","key":"e_1_3_2_1_5_1","unstructured":"C. Farabet , B. Martini , B. Corda , P. Akselrod , E. Culurciello , and Y. LeCun . 2011. NeuFlow: A runtime reconfigurable dataflow processor for vision . In CVPR 2011 WORKSHOPS. 109--116 . C. Farabet, B. Martini, B. Corda, P. Akselrod, E. Culurciello, and Y. LeCun. 2011. NeuFlow: A runtime reconfigurable dataflow processor for vision. In CVPR 2011 WORKSHOPS. 109--116."},{"volume-title":"15th International Conference on Sciences and Techniques of Automatic Control and Computer Engineering (STA). 247--252","author":"Feki O.","key":"e_1_3_2_1_6_1","unstructured":"O. Feki , T. Grandpierre , M. Akil , N. Masmoudi , and Y. Sorel . 2014. SynDEx-Mix: A hardware\/software partitioning CAD tool . In 15th International Conference on Sciences and Techniques of Automatic Control and Computer Engineering (STA). 247--252 . O. Feki, T. Grandpierre, M. Akil, N. Masmoudi, and Y. Sorel. 2014. SynDEx-Mix: A hardware\/software partitioning CAD tool. In 15th International Conference on Sciences and Techniques of Automatic Control and Computer Engineering (STA). 247--252."},{"volume-title":"2014 37th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO). 1030--1034","author":"Frid N.","key":"e_1_3_2_1_7_1","unstructured":"N. Frid and V. Sruk . 2014. Critical path method based heuristics for mapping application software onto heterogeneous MPSoCs . In 2014 37th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO). 1030--1034 . N. Frid and V. Sruk. 2014. Critical path method based heuristics for mapping application software onto heterogeneous MPSoCs. In 2014 37th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO). 1030--1034."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IITSI.2010.137"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000045213.82276.8e"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/GreenCom.2011.14"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICISCE.2017.278"},{"volume-title":"Informatics in Control","author":"Ma Lu","key":"e_1_3_2_1_12_1","unstructured":"Lu Ma , Wei Ge , and Zhi Qi. 2012. A Graph-Based Spatial Mapping Algorithm for a Coarse Grained Reconfigurable Architecture Template . In Informatics in Control , Automation and Robotics, Dehuai Yang (Ed.). Springer Berlin Heidelberg , Berlin, Heidelberg , 669--678. Lu Ma, Wei Ge, and Zhi Qi. 2012. A Graph-Based Spatial Mapping Algorithm for a Coarse Grained Reconfigurable Architecture Template. In Informatics in Control, Automation and Robotics, Dehuai Yang (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 669--678."},{"volume-title":"Introduction to Algorithms: A Creative Approach","author":"Manber Udi","key":"e_1_3_2_1_13_1","unstructured":"Udi Manber . 1989. Introduction to Algorithms: A Creative Approach . Addison-Wesley Longman Publishing Co., Inc. , Boston, MA, USA . Udi Manber. 1989. Introduction to Algorithms: A Creative Approach. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA."},{"volume-title":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings. 166--173","author":"Mei B.","key":"e_1_3_2_1_14_1","unstructured":"B. Mei , S. Vernalde , D. Verkest , H. De Man , and R. Lauwereins . 2002. DRESC: a retargetable compiler for coarse-grained reconfigurable architectures . In 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings. 166--173 . B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins. 2002. DRESC: a retargetable compiler for coarse-grained reconfigurable architectures. In 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings. 166--173."},{"volume-title":"Clustering Based on Task Dependency for Data-Intensive Workflow Scheduling Optimization. In 2016 9th Workshop on Many-Task Computing on Clouds, Grids, and Supercomputers (MTAGS). 20--25","author":"Mon E. E.","key":"e_1_3_2_1_15_1","unstructured":"E. E. Mon , M. M. Thein , and M. T. Aung . 2016 . Clustering Based on Task Dependency for Data-Intensive Workflow Scheduling Optimization. In 2016 9th Workshop on Many-Task Computing on Clouds, Grids, and Supercomputers (MTAGS). 20--25 . E. E. Mon, M. M. Thein, and M. T. Aung. 2016. Clustering Based on Task Dependency for Data-Intensive Workflow Scheduling Optimization. In 2016 9th Workshop on Many-Task Computing on Clouds, Grids, and Supercomputers (MTAGS). 20--25."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2806447"},{"volume-title":"2014 6th European Embedded Design in Education and Research Conference (EDERC). 36--40","author":"Pelcat M.","key":"e_1_3_2_1_17_1","unstructured":"M. Pelcat , K. Desnos , J. Heulot , C. Guy , J. F. Nezan , and S. Aridhi . 2014. Preesm: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming . In 2014 6th European Embedded Design in Education and Research Conference (EDERC). 36--40 . M. Pelcat, K. Desnos, J. Heulot, C. Guy, J. F. Nezan, and S. Aridhi. 2014. Preesm: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming. In 2014 6th European Embedded Design in Education and Research Conference (EDERC). 36--40."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.06.010"},{"volume-title":"Multi-core Real-Time Scheduling for Generalized Parallel Task Models. In IEEE 32nd Real-Time Systems Symposium. 217--226","author":"Saifullah A.","key":"e_1_3_2_1_19_1","unstructured":"A. Saifullah , K. Agrawal , C. Lu , and C. Gill . 2011 . Multi-core Real-Time Scheduling for Generalized Parallel Task Models. In IEEE 32nd Real-Time Systems Symposium. 217--226 . A. Saifullah, K. Agrawal, C. Lu, and C. Gill. 2011. Multi-core Real-Time Scheduling for Generalized Parallel Task Models. In IEEE 32nd Real-Time Systems Symposium. 217--226."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2018.2791809"},{"volume-title":"Image Analysis and Mathematical Morphology","author":"Serra Jean","key":"e_1_3_2_1_21_1","unstructured":"Jean Serra . 1983. Image Analysis and Mathematical Morphology . Academic Press, Inc. , Orlando, FL, USA . Jean Serra. 1983. Image Analysis and Mathematical Morphology. Academic Press, Inc., Orlando, FL, USA."},{"volume-title":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools. 316--323","author":"Sllame A. M.","key":"e_1_3_2_1_22_1","unstructured":"A. M. Sllame and V. Drabek . 2002. An efficient list-based scheduling algorithm for high-level synthesis . In Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools. 316--323 . A. M. Sllame and V. Drabek. 2002. An efficient list-based scheduling algorithm for high-level synthesis. In Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools. 316--323."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2018.2808959"}],"event":{"name":"SCOPES '19: 22nd International Workshop on Software and Compilers for Embedded Systems","sponsor":["EDAA European Design Automation Association","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Sankt Goar Germany","acronym":"SCOPES '19"},"container-title":["Proceedings of the 22nd International Workshop on Software and Compilers for Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3323439.3323982","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3323439.3323982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:17Z","timestamp":1750202597000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3323439.3323982"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,27]]},"references-count":23,"alternative-id":["10.1145\/3323439.3323982","10.1145\/3323439"],"URL":"https:\/\/doi.org\/10.1145\/3323439.3323982","relation":{},"subject":[],"published":{"date-parts":[[2019,5,27]]},"assertion":[{"value":"2019-05-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}