{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T16:05:56Z","timestamp":1772813156666,"version":"3.50.1"},"reference-count":232,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2019,6,20]],"date-time":"2019-06-20T00:00:00Z","timestamp":1560988800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Shenzhen Research Funding of Science and Technology","award":["JCYJ20170307172447622"],"award-info":[{"award-number":["JCYJ20170307172447622"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61832007, 61821003, 61772222, U1705261"],"award-info":[{"award-number":["61832007, 61821003, 61772222, U1705261"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2019,7,31]]},"abstract":"<jats:p>Emerging computational resistive memory is promising to overcome the challenges of scalability and energy efficiency that DRAM faces and also break through the memory wall bottleneck. However, cell-level and array-level nonideal properties of resistive memory significantly degrade the reliability, performance, accuracy, and energy efficiency during memory access and analog computation. Cell-level nonidealities include nonlinearity, asymmetry, and variability. Array-level nonidealities include interconnect resistance, parasitic capacitance, and sneak current. This review summarizes practical solutions that can mitigate the impact of nonideal device and circuit properties of resistive memory. First, we introduce several typical resistive memory devices with focus on their switching modes and characteristics. Second, we review resistive memory cells and memory array structures, including 1T1R, 1R, 1S1R, 1TnR, and CMOL. We also overview three-dimensional (3D) cross-point arrays and their structural properties. Third, we analyze the impact of nonideal device and circuit properties during memory access and analog arithmetic operations with focus on dot-product and matrix-vector multiplication. Fourth, we discuss the methods that can mitigate these nonideal properties by static parameter and dynamic runtime co-optimization from the viewpoint of device and circuit interaction. Here, dynamic runtime operation schemes include line connection, voltage bias, logical-to-physical mapping, read reference setting, and switching mode reconfiguration. Then, we highlight challenges on multilevel cell cross-point arrays and 3D cross-point arrays during these operations. Finally, we investigate design considerations of memory array peripheral circuits. We also portray an unified reconfigurable computational memory architecture.<\/jats:p>","DOI":"10.1145\/3325067","type":"journal-article","created":{"date-parts":[[2019,6,21]],"date-time":"2019-06-21T12:38:56Z","timestamp":1561120736000},"page":"1-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["Cross-point Resistive Memory"],"prefix":"10.1145","volume":"24","author":[{"given":"Chengning","family":"Wang","sequence":"first","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Ministry of Education of China, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}]},{"given":"Dan","family":"Feng","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Ministry of Education of China, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}]},{"given":"Wei","family":"Tong","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Ministry of Education of China, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}]},{"given":"Jingning","family":"Liu","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Ministry of Education of China, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}]},{"given":"Zheng","family":"Li","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Ministry of Education of China, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}]},{"given":"Jiayi","family":"Chang","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Ministry of Education of China, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}]},{"given":"Yang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Ministry of Education of China, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}]},{"given":"Bing","family":"Wu","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Ministry of Education of China, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}]},{"given":"Jie","family":"Xu","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Ministry of Education of China, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}]},{"given":"Wei","family":"Zhao","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Ministry of Education of China, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}]},{"given":"Yilin","family":"Li","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Ministry of Education of China, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}]},{"given":"Ruoxi","family":"Ren","sequence":"additional","affiliation":[{"name":"Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Ministry of Education of China, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, Hubei, China"}]}],"member":"320","published-online":{"date-parts":[[2019,6,20]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"crossref","unstructured":"G. C Adam A. Khiat and T. Prodromakis. 2018. Challenges hindering memristive neuromorphic hardware from going mainstream. Nat. Commun. 9 1 (2018).  G. C Adam A. Khiat and T. Prodromakis. 2018. Challenges hindering memristive neuromorphic hardware from going mainstream. Nat. Commun. 9 1 (2018).","DOI":"10.1038\/s41467-018-07565-4"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"e_1_2_1_3_1","doi-asserted-by":"crossref","unstructured":"F. Alibart L. Gao B. D. Hoskins and D. B. Strukov. 2012. High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. Nanotechnology 23 7 (2012).  F. Alibart L. Gao B. D. Hoskins and D. B. Strukov. 2012. High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. Nanotechnology 23 7 (2012).","DOI":"10.1088\/0957-4484\/23\/7\/075201"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3269985"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614629"},{"key":"e_1_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Y. Bai H. Wu R. Wu Y. Zhang N. Deng Z. Yu and H. Qian. 2014. Study of multi-level characteristics for 3D vertical resistive switching memory. Sci. Rep. 4 1 Article 5780 (2014).  Y. Bai H. Wu R. Wu Y. Zhang N. Deng Z. Yu and H. Qian. 2014. Study of multi-level characteristics for 3D vertical resistive switching memory. Sci. Rep. 4 1 Article 5780 (2014).","DOI":"10.1038\/srep05780"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2463104"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201204097"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM\u201918)","author":"Bavandpour M."},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the 36th International Conference on Computer-Aided Design (ICCAD\u201917)","author":"Bayat F. M."},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the Design Automation Conference (DAC\u201918)","author":"Beigi M. V."},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916)","author":"Bojnordi M. N."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3131848"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242451"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the 55th Annual Design Automation Conference (DAC\u201918)","author":"Cai Y."},{"key":"e_1_2_1_16_1","doi-asserted-by":"crossref","unstructured":"B. Chakrabarti M. A. Lastras-Monta\u00f1o G. Adam M. Prezioso B. Hoskins M. Payvand A. Madhavan A. Ghofrani L. Theogarajan K.-T. Cheng etal 2017. A multiply-add engine with monolithically integrated 3D memristor crossbar\/CMOS hybrid circuit. Sci. Rep. 7 1 Article 42429 (2017).  B. Chakrabarti M. A. Lastras-Monta\u00f1o G. Adam M. Prezioso B. Hoskins M. Payvand A. Madhavan A. Ghofrani L. Theogarajan K.-T. Cheng et al. 2017. A multiply-add engine with monolithically integrated 3D memristor crossbar\/CMOS hybrid circuit. Sci. Rep. 7 1 Article 42429 (2017).","DOI":"10.1038\/srep42429"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2771529"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2246791"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724723"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2448592"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2450712"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-017-1059-7"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614505"},{"key":"e_1_2_1_25_1","doi-asserted-by":"crossref","unstructured":"B. Chen X. Wang B. Gao Z. Fang J. Kang L. Liu X. Liu G.-Q. Lo and D.-L. Kwong. 2014. Highly compact (4F2) and well behaved nano-pillar transistor controlled resistive switching cell for neuromorphic system application. Sci. Rep. 4 1 Article 6863 (2014).  B. Chen X. Wang B. Gao Z. Fang J. Kang L. Liu X. Liu G.-Q. Lo and D.-L. Kwong. 2014. Highly compact (4F2) and well behaved nano-pillar transistor controlled resistive switching cell for neuromorphic system application. Sci. Rep. 4 1 Article 6863 (2014).","DOI":"10.1038\/srep06863"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10832-017-0095-9"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894434"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479083"},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the 2017 Design, Automation and Test Europe (DATE\u201917)","author":"Chen L."},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201915)","author":"Chen P.-Y."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201916)","author":"Chen P.-Y."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2492421"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2685381"},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the Design, Automation and Test Europe (DATE\u201911)","author":"Chen Y.-C."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941484"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2218607"},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the 54th Annual Design Automation Conference 2017 (DAC\u201917)","author":"Cheng M."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_2_1_40_1","article-title":"Highly reliable two-step charge-pump read scheme for 1.5 F\/bit nonlinear sub-teraohm 0TNR vertical ReRAM","author":"Chien T.-K.","year":"2017","journal-title":"IEEE Trans. Circuits Syst."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2873016"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2878440"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2785740"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042462"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724693"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2231683"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2240389"},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the IEEE International Memory Workshop (IMW\u201913)","author":"Fantini A."},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the ACM\/IEEE International Symposium on Computer Architecture (ISCA\u201918)","author":"Feinberg B."},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918)","author":"Feinberg B."},{"key":"e_1_2_1_51_1","volume-title":"Proceedings of the IEEE International Conference on Computer Design (ICCD\u201917)","author":"Feng Y."},{"key":"e_1_2_1_52_1","article-title":"Modeling and analysis of passive switching crossbar arrays","author":"Fouda M. E","year":"2018","journal-title":"IEEE Trans. Circ. Syst."},{"key":"e_1_2_1_53_1","volume-title":"Proceedings of the 23rd International Conference on Architectural Support and Programming Languages Operating Systems (ASPLOS\u201918)","author":"Fujiki D."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1021\/nn501824r"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.02.002"},{"key":"e_1_2_1_56_1","volume-title":"Proceedings of the 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918)","author":"George S."},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651928"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059067"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934590"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2858762"},{"key":"e_1_2_1_61_1","volume-title":"Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM\u201918)","author":"Giannopoulos I."},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503215"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614620"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2835572"},{"key":"e_1_2_1_65_1","doi-asserted-by":"crossref","unstructured":"R. Han P. Huang Y. Zhao X. Cui X. Liu and J. Kang. 2019. Efficient evaluation model including interconnect resistance effect for large scale RRAM crossbar array matrix computing. Sci. Chin. Inf. Sci. 62 2 (2019).  R. Han P. Huang Y. Zhao X. Cui X. Liu and J. Kang. 2019. Efficient evaluation model including interconnect resistance effect for large scale RRAM crossbar array matrix computing. Sci. Chin. Inf. Sci. 62 2 (2019).","DOI":"10.1007\/s11432-018-9555-8"},{"key":"e_1_2_1_66_1","volume-title":"Proceedings of the 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916)","author":"Hassan H."},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223684"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2641018"},{"key":"e_1_2_1_69_1","volume-title":"Proceedings of the 2013 Symposium on VLSI Technology. 166--167","author":"Hsu C.-W.","year":"2013"},{"key":"e_1_2_1_70_1","doi-asserted-by":"crossref","unstructured":"M. Hu C. E Graves C. Li Y. Li N. Ge E. Montgomery N. Davila H. Jiang R. S. Williams J. J. Yang etal 2018. Memristor-based analog computation and neural network classification with a dot product engine. Adv. Mater. 30 9 (2018).  M. Hu C. E Graves C. Li Y. Li N. Ge E. Montgomery N. Davila H. Jiang R. S. Williams J. J. Yang et al. 2018. Memristor-based analog computation and neural network classification with a dot product engine. Adv. Mater. 30 9 (2018).","DOI":"10.1002\/adma.201705914"},{"key":"e_1_2_1_71_1","doi-asserted-by":"crossref","unstructured":"X. Huang H. Wu B. Gao D. C. Sekar L. Dai M. Kellam G. Bronner N. Deng and H. Qian. 2016. HfO2\/Al2O3 multilayer for RRAM arrays: A technique to improve tail-bit retention. Nanotechnology 27 39 (2016).  X. Huang H. Wu B. Gao D. C. Sekar L. Dai M. Kellam G. Bronner N. Deng and H. Qian. 2016. HfO2\/Al2O3 multilayer for RRAM arrays: A technique to improve tail-bit retention. Nanotechnology 27 39 (2016).","DOI":"10.1088\/0957-4484\/27\/39\/395201"},{"key":"e_1_2_1_72_1","volume-title":"Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC\u201917)","author":"Huangfu W."},{"key":"e_1_2_1_73_1","doi-asserted-by":"crossref","unstructured":"B. Hudec C.-W. Hsu I.-T. Wang W.-L. Lai C.-C. Chang T. Wang K. Fr\u00f6hlich C.-H. Ho C.-H. Lin and T.-H. Hou. 2016. 3D resistive RAM cell design for high-density storage class memory--a review. Sci. Chin. Inf. Sci. 59 6 (2016).  B. Hudec C.-W. Hsu I.-T. Wang W.-L. Lai C.-C. Chang T. Wang K. Fr\u00f6hlich C.-H. Ho C.-H. Lin and T.-H. Hou. 2016. 3D resistive RAM cell design for high-density storage class memory--a review. Sci. Chin. Inf. Sci. 59 6 (2016).","DOI":"10.1007\/s11432-016-5566-0"},{"key":"e_1_2_1_74_1","doi-asserted-by":"crossref","unstructured":"B. Hwang and J.-S. Lee. 2017. A strategy to design high-density nanoscale devices utilizing vapor deposition of metal halide perovskite materials. Adv. Mater. 29 29 (2017).  B. Hwang and J.-S. Lee. 2017. A strategy to design high-density nanoscale devices utilizing vapor deposition of metal halide perovskite materials. Adv. Mater. 29 29 (2017).","DOI":"10.1002\/adma.201770210"},{"key":"e_1_2_1_75_1","doi-asserted-by":"crossref","unstructured":"C. S. Hwang. 2015. Prospective of semiconductor memory devices: From memory system to materials. Adv. Electron. Mater. 1 6 (2015).  C. S. Hwang. 2015. Prospective of semiconductor memory devices: From memory system to materials. Adv. Electron. Mater. 1 6 (2015).","DOI":"10.1002\/aelm.201400056"},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3304167"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"e_1_2_1_78_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201917)","author":"Jerry M."},{"key":"e_1_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aad6f8"},{"key":"e_1_2_1_80_1","volume-title":"Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI\u201917)","author":"Jiang L."},{"key":"e_1_2_1_81_1","volume-title":"Proceedings of the 2014 44th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN\u201914)","author":"Jiang L."},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510689"},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2545412"},{"key":"e_1_2_1_84_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201914)","author":"Jo S. H."},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059070"},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2174802"},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aabe70"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/3145478"},{"key":"e_1_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2855959"},{"key":"e_1_2_1_90_1","doi-asserted-by":"crossref","unstructured":"K. M. Kim J. J. Yang J. P. Strachan E. M. Grafals N. Ge N. D. Melendez Z. Li and R. S. Williams. 2016. Voltage divider effect for the improvement of variability and endurance of TaOx memristor. Sci. Rep. 6 1 Article 20085 (2016).  K. M. Kim J. J. Yang J. P. Strachan E. M. Grafals N. Ge N. D. Melendez Z. Li and R. S. Williams. 2016. Voltage divider effect for the improvement of variability and endurance of TaOx memristor. Sci. Rep. 6 1 Article 20085 (2016).","DOI":"10.1038\/srep20085"},{"key":"e_1_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.08.001"},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2327514"},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2730959"},{"key":"e_1_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2862139"},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2202320"},{"key":"e_1_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0115-z"},{"key":"e_1_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180575"},{"key":"e_1_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0540"},{"key":"e_1_2_1_99_1","doi-asserted-by":"crossref","unstructured":"M. Le Gallo D. Krebs F. Zipoli M. Salinga and A. Sebastian. 2018. Collective structural relaxation in phase-change memory devices. Adv. Electron. Mater. 4 9 Article 1700627 (2018).  M. Le Gallo D. Krebs F. Zipoli M. Salinga and A. Sebastian. 2018. Collective structural relaxation in phase-change memory devices. Adv. Electron. Mater. 4 9 Article 1700627 (2018).","DOI":"10.1002\/aelm.201700627"},{"key":"e_1_2_1_100_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201917)","author":"Gallo M. Le"},{"key":"e_1_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2865352"},{"key":"e_1_2_1_102_1","doi-asserted-by":"crossref","unstructured":"M. Le Gallo A. Sebastian R. Mathis M. Manica H. Giefers T. Tuma C. Bekas A. Curioni and E. Eleftheriou. 2018. Mixed-precision in-memory computing. Nat. Electron. 1 4 (2018).  M. Le Gallo A. Sebastian R. Mathis M. Manica H. Giefers T. Tuma C. Bekas A. Curioni and E. Eleftheriou. 2018. Mixed-precision in-memory computing. Nat. Electron. 1 4 (2018).","DOI":"10.1038\/s41928-018-0054-8"},{"key":"e_1_2_1_103_1","volume-title":"Proceedings of the 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA\u201915)","author":"Lee D."},{"key":"e_1_2_1_104_1","volume-title":"Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA\u201913)","author":"Lee D."},{"key":"e_1_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703395"},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2816246"},{"key":"e_1_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2445741"},{"key":"e_1_2_1_108_1","volume-title":"Proceedings of the Conference of the Design, Automation and Test in Europe (DATE\u201914)","author":"Li B."},{"key":"e_1_2_1_109_1","doi-asserted-by":"crossref","unstructured":"C. Li L. Han H. Jiang M.-H. Jang P. Lin Q. Wu M. Barnell J. J. Yang H. L. Xin and Q. Xia. 2017. Three-dimensional crossbar arrays of self-rectifying Si\/SiO2\/Si memristors. Nat. Commun. 8 1 Article 15666 (2017).  C. Li L. Han H. Jiang M.-H. Jang P. Lin Q. Wu M. Barnell J. J. Yang H. L. Xin and Q. Xia. 2017. Three-dimensional crossbar arrays of self-rectifying Si\/SiO2\/Si memristors. Nat. Commun. 8 1 Article 15666 (2017).","DOI":"10.1038\/ncomms15666"},{"key":"e_1_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0002-z"},{"key":"e_1_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861158"},{"key":"e_1_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2468602"},{"key":"e_1_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCE.2016.2614523"},{"key":"e_1_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873227"},{"key":"e_1_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2665642"},{"key":"e_1_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2697361"},{"key":"e_1_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1145\/2422094.2422103"},{"key":"e_1_2_1_118_1","volume-title":"Proceedings of the 2018 IEEE Symposium on VLSI Technology. 31--32","author":"Liao Y."},{"key":"e_1_2_1_119_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201918)","author":"Lin J."},{"key":"e_1_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240800"},{"key":"e_1_2_1_121_1","doi-asserted-by":"crossref","unstructured":"P. Lin S. Pi and Q. Xia. 2014. 3D integration of planar crossbar memristive devices with CMOS substrate. Nanotechnology 25 40 (2014).  P. Lin S. Pi and Q. Xia. 2014. 3D integration of planar crossbar memristive devices with CMOS substrate. Nanotechnology 25 40 (2014).","DOI":"10.1088\/0957-4484\/25\/40\/405202"},{"key":"e_1_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5038109"},{"key":"e_1_2_1_123_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201914)","author":"Liu B."},{"key":"e_1_2_1_124_1","volume-title":"Proceedings of the ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201915)","author":"Liu B."},{"key":"e_1_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062310"},{"key":"e_1_2_1_126_1","volume-title":"Proceedings of the ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201915)","author":"Liu C."},{"key":"e_1_2_1_127_1","volume-title":"Proceedings of the 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201916)","author":"Liu C."},{"key":"e_1_2_1_128_1","volume-title":"Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC\u201917)","author":"Liu C."},{"key":"e_1_2_1_129_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196089"},{"key":"e_1_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2819190"},{"key":"e_1_2_1_131_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201918)","author":"Long Y."},{"key":"e_1_2_1_132_1","article-title":"The influence of the bitline length on the resistance consistency in phase change memory array","volume":"7","author":"Lu Y.-Y.","year":"2018","journal-title":"ECS J. Solid State Sci."},{"key":"e_1_2_1_133_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547745"},{"key":"e_1_2_1_134_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2814544"},{"key":"e_1_2_1_135_1","doi-asserted-by":"crossref","unstructured":"G. Medeiros-Ribeiro F. Perner R. Carter H. Abdalla M. D. Pickett and R. S. Williams. 2011. Lognormal switching times for titanium dioxide bipolar memristors: Origin and resolution. Nanotechnology 22 9 (2011).  G. Medeiros-Ribeiro F. Perner R. Carter H. Abdalla M. D. Pickett and R. S. Williams. 2011. Lognormal switching times for titanium dioxide bipolar memristors: Origin and resolution. Nanotechnology 22 9 (2011).","DOI":"10.1088\/0957-4484\/22\/9\/095702"},{"key":"e_1_2_1_136_1","doi-asserted-by":"publisher","DOI":"10.1186\/1556-276X-9-526"},{"key":"e_1_2_1_137_1","volume-title":"Proceedings of the 2014 Symposium on VLSI Technology: Digital Technology Papers. 1--2.","author":"Meng Y."},{"key":"e_1_2_1_138_1","doi-asserted-by":"crossref","unstructured":"E. J. Merced-Grafals N. D\u00e1vila N. Ge R. S. Williams and J. P. Strachan. 2016. Repeatable accurate and high speed multi-level programming of memristor 1T1R arrays for power efficient analog computing applications. Nanotechnology 27 36 (2016).  E. J. Merced-Grafals N. D\u00e1vila N. Ge R. S. Williams and J. P. Strachan. 2016. Repeatable accurate and high speed multi-level programming of memristor 1T1R arrays for power efficient analog computing applications. Nanotechnology 27 36 (2016).","DOI":"10.1088\/0957-4484\/27\/36\/365202"},{"key":"e_1_2_1_139_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_2_1_140_1","volume-title":"Proceedings of the IEEE International Memory Workshop (IMW\u201917)","author":"Narayanan P."},{"key":"e_1_2_1_141_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2226728"},{"key":"e_1_2_1_142_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201911)","author":"Nardi F."},{"key":"e_1_2_1_143_1","volume-title":"Proceedings of the Design Automation Conference (DAC\u201910)","author":"Niu D."},{"key":"e_1_2_1_144_1","volume-title":"Proceedings of the 2012 ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED\u201912)","author":"Niu D."},{"key":"e_1_2_1_145_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201913)","author":"Niu D."},{"key":"e_1_2_1_146_1","volume-title":"Proceedings of the 2013 IEEE 31st International Conference on Computer Design (ICCD\u201913)","author":"Niu D."},{"key":"e_1_2_1_147_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2148430"},{"key":"e_1_2_1_148_1","volume-title":"Proceedings of the 2011 IEEE International Symposium on Circuits and Systems (ISCAS\u201911)","author":"Papandreou N."},{"key":"e_1_2_1_149_1","volume-title":"Proceedings of the 2015 IEEE International Symposium on Circuits and Systems (ISCAS\u201915)","author":"Payvand M."},{"key":"e_1_2_1_150_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-017-1062-z"},{"key":"e_1_2_1_151_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-018-0302-0"},{"key":"e_1_2_1_152_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3236506"},{"key":"e_1_2_1_153_1","doi-asserted-by":"crossref","unstructured":"C. R\u00edos N. Youngblood Z. Cheng M. Le Gallo W. H. P. Pernice C. D. Wright A. Sebastian and H. Bhaskaran. 2019. In-memory computing on a photonic platform. Sci. Adv. 5 2 (2019).  C. R\u00edos N. Youngblood Z. Cheng M. Le Gallo W. H. P. Pernice C. D. Wright A. Sebastian and H. Bhaskaran. 2019. In-memory computing on a photonic platform. Sci. Adv. 5 2 (2019).","DOI":"10.1126\/sciadv.aau5759"},{"key":"e_1_2_1_154_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0117-x"},{"key":"e_1_2_1_155_1","doi-asserted-by":"crossref","unstructured":"A. Sch\u00f6nhals R. Waser and D. J. Wouters. 2017. Improvement of SET variability in TaOx based resistive RAM devices. Nanotechnology 28 46 (2017).  A. Sch\u00f6nhals R. Waser and D. J. Wouters. 2017. Improvement of SET variability in TaOx based resistive RAM devices. Nanotechnology 28 46 (2017).","DOI":"10.1088\/1361-6528\/aa8f89"},{"key":"e_1_2_1_156_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042413"},{"key":"e_1_2_1_157_1","doi-asserted-by":"crossref","unstructured":"A. Sebastian T. Tuma N. Papandreou M. Le Gallo L. Kull T. Parnell and E. Eleftheriou. 2017. Temporal correlation detection using computational phase-change memory. Nat. Commun. 8 1 (2017).  A. Sebastian T. Tuma N. Papandreou M. Le Gallo L. Kull T. Parnell and E. Eleftheriou. 2017. Temporal correlation detection using computational phase-change memory. Nat. Commun. 8 1 (2017).","DOI":"10.1038\/s41467-017-01481-9"},{"key":"e_1_2_1_158_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201303520"},{"key":"e_1_2_1_159_1","volume-title":"Proceedings of the 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA\u201916)","author":"Shafiee A."},{"key":"e_1_2_1_160_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746281"},{"key":"e_1_2_1_161_1","volume-title":"Proceedings of the 2015 33rd IEEE International Conference on Computer Design (ICCD\u201915)","author":"Shevgoor M."},{"key":"e_1_2_1_162_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2165690"},{"key":"e_1_2_1_163_1","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA\u201913)","author":"Son Y. H."},{"key":"e_1_2_1_164_1","doi-asserted-by":"crossref","unstructured":"B. Song H. Xu H. Liu and Q. Li. 2017. Impact of threshold voltage variation on 1S1R crossbar array with threshold switching selectors. Appl. Phys. A 123 5 (2017).  B. Song H. Xu H. Liu and Q. Li. 2017. Impact of threshold voltage variation on 1S1R crossbar array with threshold switching selectors. Appl. Phys. A 123 5 (2017).","DOI":"10.1007\/s00339-017-0973-7"},{"key":"e_1_2_1_165_1","volume-title":"Proceedings of the 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918)","author":"Song L."},{"key":"e_1_2_1_166_1","volume-title":"Proceedings of the 2013 Symposium on VLSI Technology (VLSIT\u201913)","author":"Song Y. L."},{"key":"e_1_2_1_167_1","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0906949106"},{"key":"e_1_2_1_168_1","doi-asserted-by":"crossref","unstructured":"P. Sun N. Lu L. Li Y. Li H. Wang H. Lv Q. Liu S. Long S. Liu and M. Liu. 2015. Thermal crosstalk in 3-dimensional RRAM crossbar array. Sci. Rep. 5 1 Article 13504 (2015).  P. Sun N. Lu L. Li Y. Li H. Wang H. Lv Q. Liu S. Long S. Liu and M. Liu. 2015. Thermal crosstalk in 3-dimensional RRAM crossbar array. Sci. Rep. 5 1 Article 13504 (2015).","DOI":"10.1038\/srep13504"},{"key":"e_1_2_1_169_1","doi-asserted-by":"crossref","unstructured":"W. Sun S. Choi and H. Shin. 2016. A new bias scheme for a low power consumption ReRAM crossbar array. Semicond. Sci. Technol. 31 8 (2016).  W. Sun S. Choi and H. Shin. 2016. A new bias scheme for a low power consumption ReRAM crossbar array. Semicond. Sci. Technol. 31 8 (2016).","DOI":"10.1088\/0268-1242\/31\/8\/085009"},{"key":"e_1_2_1_170_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177917"},{"key":"e_1_2_1_171_1","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1815682116"},{"key":"e_1_2_1_172_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5037835"},{"key":"e_1_2_1_173_1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aac8a5"},{"key":"e_1_2_1_174_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614686"},{"key":"e_1_2_1_175_1","doi-asserted-by":"crossref","unstructured":"P. O. Vontobel W. Robinett P. J. Kuekes D. R. Stewart J. Straznicky and R. S. Williams. 2009. Writing to and reading from a nano-scale crossbar memory based on memristors. Nanotechnology 20 42 (2009).  P. O. Vontobel W. Robinett P. J. Kuekes D. R. Stewart J. Straznicky and R. S. Williams. 2009. Writing to and reading from a nano-scale crossbar memory based on memristors. Nanotechnology 20 42 (2009).","DOI":"10.1088\/0957-4484\/20\/42\/425204"},{"key":"e_1_2_1_176_1","volume-title":"Proceedings of the IEEE International Conference on Computer Design (ICCD\u201917)","author":"Wang C."},{"key":"e_1_2_1_177_1","volume-title":"Proceedings of the 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918)","author":"Wang P."},{"key":"e_1_2_1_178_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2882194"},{"key":"e_1_2_1_179_1","doi-asserted-by":"crossref","unstructured":"X. P. Wang Z. Fang X. Li B. Chen B. Gao J. F. Kang Z. X. Chen A. Kamath N. S. Shen N. Singh etal 2012. Highly compact 1T-1R architecture (4F2 footprint) involving fully CMOS compatible vertical GAA nano-pillar transistors and oxide-based RRAM cells exhibiting excellent NVM properties and ultra-low power operation. In Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201912).  X. P. Wang Z. Fang X. Li B. Chen B. Gao J. F. Kang Z. X. Chen A. Kamath N. S. Shen N. Singh et al. 2012. Highly compact 1T-1R architecture (4F2 footprint) involving fully CMOS compatible vertical GAA nano-pillar transistors and oxide-based RRAM cells exhibiting excellent NVM properties and ultra-low power operation. In Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201912).","DOI":"10.1109\/IEDM.2012.6479082"},{"key":"e_1_2_1_180_1","volume-title":"Proceedings of the Design Automation Conference (DAC\u201918)","author":"Wen W."},{"key":"e_1_2_1_181_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201917)","author":"Wen W."},{"key":"e_1_2_1_182_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"e_1_2_1_183_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201202383"},{"key":"e_1_2_1_184_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201918)","author":"Wu B."},{"key":"e_1_2_1_185_1","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/27\/6\/065010"},{"key":"e_1_2_1_186_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2009"},{"key":"e_1_2_1_187_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1608-8"},{"key":"e_1_2_1_188_1","volume-title":"Proceedings of the Design Automation Conference (DAC\u201917)","author":"Xia L."},{"key":"e_1_2_1_189_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41563-019-0291-x"},{"key":"e_1_2_1_190_1","volume-title":"Proceedings of the 2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201914)","author":"Xu C."},{"key":"e_1_2_1_191_1","volume-title":"Proceedings of the 2011 Design, Automation and Test Europe Conference and Exhibition (DATE\u201911)","author":"Xu C."},{"key":"e_1_2_1_192_1","volume-title":"Proceedings of the 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA\u201915)","author":"Xu C."},{"key":"e_1_2_1_193_1","volume-title":"Proceedings of the 2014 19th Asia 8 South Pacific Design Automation Conference (ASP-DAC\u201914)","author":"Xu C."},{"key":"e_1_2_1_194_1","article-title":"Impact of cell failure on reliable cross-point resistive memory design","volume":"20","author":"Xu C.","year":"2015","journal-title":"ACM Trans. Des. Automation Electron. Syst."},{"key":"e_1_2_1_195_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2015.2509960"},{"key":"e_1_2_1_196_1","doi-asserted-by":"crossref","unstructured":"H. Xu Y. Xia K. Yin J. Lu Q. Yin J. Yin L. Sun and Z. Liu. 2013. The chemically driven phase transformation in a memristive abacus capable of calculating decimal fractions. Sci. Rep. 3 1 Article 1230 (2013).  H. Xu Y. Xia K. Yin J. Lu Q. Yin J. Yin L. Sun and Z. Liu. 2013. The chemically driven phase transformation in a memristive abacus capable of calculating decimal fractions. Sci. Rep. 3 1 Article 1230 (2013).","DOI":"10.1038\/srep01230"},{"key":"e_1_2_1_197_1","volume-title":"Proceedings of the 2018 Design, Automation and Test Europe Conference and Exhibition (DATE\u201918)","author":"Xu J."},{"key":"e_1_2_1_198_1","volume-title":"Proceedings of the IEEE International Conference on Computer Design (ICCD\u201917)","author":"Xu J."},{"key":"e_1_2_1_199_1","volume-title":"Proceedings of the 2016 IEEE Symposium on VLSI Technology.","author":"Xu X."},{"key":"e_1_2_1_200_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201917)","author":"Yang R.","year":"2017"},{"key":"e_1_2_1_201_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4719198"},{"key":"e_1_2_1_202_1","doi-asserted-by":"crossref","unstructured":"P. Yao H. Wu B. Gao S. B. Eryilmaz X. Huang W. Zhang Q. Zhang N. Deng L. Shi H.-S. P. Wong etal 2017. Face classification using electronic synapses. Nat. Commun. 8 1 Article 15199 (2017).  P. Yao H. Wu B. Gao S. B. Eryilmaz X. Huang W. Zhang Q. Zhang N. Deng L. Shi H.-S. P. Wong et al. 2017. Face classification using electronic synapses. Nat. Commun. 8 1 Article 15199 (2017).","DOI":"10.1038\/ncomms15199"},{"key":"e_1_2_1_203_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2402217"},{"key":"e_1_2_1_204_1","doi-asserted-by":"crossref","unstructured":"K. J. Yoon G. H. Kim S. Yoo W. Bae J. H. Yoon T. H. Park D. E. Kwon Y. J. Kwon H. J. Kim Y. M. Kim etal 2017. Double-layer-stacked one diode-one resistive switching memory crossbar array with an extremely high rectification ratio of 10 9. Adv. Electron. Mater. 3 7 (2017).  K. J. Yoon G. H. Kim S. Yoo W. Bae J. H. Yoon T. H. Park D. E. Kwon Y. J. Kwon H. J. Kim Y. M. Kim et al. 2017. Double-layer-stacked one diode-one resistive switching memory crossbar array with an extremely high rectification ratio of 10 9. Adv. Electron. Mater. 3 7 (2017).","DOI":"10.1002\/aelm.201770028"},{"key":"e_1_2_1_205_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2710140"},{"key":"e_1_2_1_206_1","doi-asserted-by":"crossref","unstructured":"M. Yu Y. Cai Z. Wang Y. Fang Y. Liu Z. Yu Y. Pan Z. Zhang J. Tan X. Yang etal 2016. Novel vertical 3D structure of TaOx-based RRAM with self-localized switching region by sidewall electrode oxidation. Sci. Rep. 6 1 Article 21020 (2016).  M. Yu Y. Cai Z. Wang Y. Fang Y. Liu Z. Yu Y. Pan Z. Zhang J. Tan X. Yang et al. 2016. Novel vertical 3D structure of TaOx-based RRAM with self-localized switching region by sidewall electrode oxidation. Sci. Rep. 6 1 Article 21020 (2016).","DOI":"10.1038\/srep21020"},{"key":"e_1_2_1_207_1","doi-asserted-by":"crossref","unstructured":"M. Yu Y. Fang Z. Wang G. Chen Y. Pan X. Yang M. Yin Y. Yang M. Li Y. Cai etal 2016. Encapsulation layer design and scalability in encapsulated vertical 3D RRAM. Nanotechnology 27 20 (2016).  M. Yu Y. Fang Z. Wang G. Chen Y. Pan X. Yang M. Yin Y. Yang M. Li Y. Cai et al. 2016. Encapsulation layer design and scalability in encapsulated vertical 3D RRAM. Nanotechnology 27 20 (2016).","DOI":"10.1088\/0957-4484\/27\/20\/205202"},{"key":"e_1_2_1_208_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"e_1_2_1_209_1","volume-title":"Proceedings of the 2013 Symposium on VLSI Technology (VLSIT\u201913)","author":"Yu S.","year":"2013"},{"key":"e_1_2_1_210_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"e_1_2_1_211_1","volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201915)","author":"Yu S."},{"key":"e_1_2_1_212_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865155"},{"key":"e_1_2_1_213_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2184544"},{"key":"e_1_2_1_214_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2078794"},{"key":"e_1_2_1_215_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3564883"},{"key":"e_1_2_1_216_1","volume-title":"Proceedings of the 24th Asia 8 South Pacific Design Automation Conference. 146--151","author":"Yue J."},{"key":"e_1_2_1_217_1","volume-title":"Proceedings of the Design Automation and Test in Europe (DATE\u201916)","author":"Zhang H."},{"key":"e_1_2_1_218_1","volume-title":"Proceedings of the 2013 5th IEEE International Memory Workshop (IMW\u201913)","author":"Zhang L."},{"key":"e_1_2_1_219_1","volume-title":"Proceedings of the IEEE International Memory Workshop (IMW\u201914)","author":"Zhang L."},{"key":"e_1_2_1_220_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2461656"},{"key":"e_1_2_1_221_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.52"},{"key":"e_1_2_1_222_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195799"},{"key":"e_1_2_1_223_1","volume-title":"Proceedings of the 35th International Conference on Massive Storage Systems Technology (MSST\u201919)","author":"Zhang Y."},{"key":"e_1_2_1_224_1","doi-asserted-by":"publisher","DOI":"10.1145\/2500459"},{"key":"e_1_2_1_225_1","volume-title":"Proceedings of the 2017 18th International Symposium on Quality Electronic Design (ISQED\u201917)","author":"Zhao L."},{"key":"e_1_2_1_226_1","volume-title":"Proceedings of the 2015 20th Asia 8 South Pacific Design and Automation Conference (ASP-DAC\u201915)","author":"Zheng Y."},{"key":"e_1_2_1_227_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2310200"},{"key":"e_1_2_1_228_1","doi-asserted-by":"crossref","unstructured":"M. A. Zidan H. Omran R. Naous A. Sultan H. A. H. Fahmy W. D. Lu and K. N. Salama. 2016. Single-readout high-density memristor crossbar. Sci. Rep. 6 1 Article 18863 (2016).  M. A. Zidan H. Omran R. Naous A. Sultan H. A. H. Fahmy W. D. Lu and K. N. Salama. 2016. Single-readout high-density memristor crossbar. Sci. Rep. 6 1 Article 18863 (2016).","DOI":"10.1038\/srep18863"},{"key":"e_1_2_1_229_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2299558"},{"key":"e_1_2_1_230_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0100-6"},{"key":"e_1_2_1_231_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0006-8"},{"key":"e_1_2_1_232_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201915)","author":"Zuloaga S."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3325067","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3325067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T20:47:24Z","timestamp":1750193244000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3325067"}},"subtitle":["Nonideal Properties and Solutions"],"short-title":[],"issued":{"date-parts":[[2019,6,20]]},"references-count":232,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,7,31]]}},"alternative-id":["10.1145\/3325067"],"URL":"https:\/\/doi.org\/10.1145\/3325067","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6,20]]},"assertion":[{"value":"2018-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}