{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:43:44Z","timestamp":1761324224802,"version":"3.41.0"},"reference-count":56,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2019,6,10]],"date-time":"2019-06-10T00:00:00Z","timestamp":1560124800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2018YFB1003302"],"award-info":[{"award-number":["2018YFB1003302"]}]},{"DOI":"10.13039\/501100001809","name":"National Science Foundation of China","doi-asserted-by":"crossref","award":["61472241"],"award-info":[{"award-number":["61472241"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2019,7,31]]},"abstract":"<jats:p>Next-generation Storage Class Memory (SCM) offers low-latency, high-density, byte-addressable access and persistency. The potent combination of these attractive characteristics makes it possible for SCM to unify the main memory and storage to reduce the storage hierarchy. Aiming for this, several persistent memory systems were designed. However, the heavy metadata and transaction cost degrade the system performance. Moreover, neither of them pays attention to wear-leveling strategy.<\/jats:p>\n          <jats:p>In this article, we present a lightweight persistent memory system, LiwePMS, which allows a fast access to persistent data stored in SCM with wear-aware memory management. LiwePMS makes performance improvement by simplifying the metadata management and the consistency method. LiwePMS abstracts SCM as heap space with container-based dynamic address mapping. Also, LiwePMS implements efficient wear-aware dynamic memory allocator and lightweight transaction mechanism for data consistency in user-space library. The experiments showed that LiwePMS persists key-value records 1.5\u00d7 faster than Redis RDB mechanism. LiwePMS improves the performance of persistent region operation by more than 45%, 63%, and 1.1\u00d7 comparing with HEAPO, Mnemosyne, and NVML, respectively. Also, the wear-leveling policy of memory allocator outperforms that of NVMalloc from 35% to 30%, and the transaction method promotes the transaction performance to 1.8\u00d7 compared to NVML.<\/jats:p>","DOI":"10.1145\/3327963","type":"journal-article","created":{"date-parts":[[2019,6,11]],"date-time":"2019-06-11T13:28:16Z","timestamp":1560259696000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["LiwePMS"],"prefix":"10.1145","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5257-2746","authenticated-orcid":false,"given":"Sumin","family":"Li","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaixin","family":"Huang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linpeng","family":"Huang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiashun","family":"Zhu","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,10]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"spark.apache.org. {n.d.}. Retrieved from http:\/\/spark.apache.org\/.  spark.apache.org. {n.d.}. Retrieved from http:\/\/spark.apache.org\/."},{"key":"e_1_2_1_2_1","unstructured":"Gridgain.com. {n.d.}. Retrieved from http:\/\/www.gridgain.com\/.  Gridgain.com. {n.d.}. Retrieved from http:\/\/www.gridgain.com\/."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736023"},{"key":"e_1_2_1_5_1","doi-asserted-by":"crossref","unstructured":"S. K. Chang and M. H. Kryder. 2009. After hard drives what comes next? IEEE Trans. Magnet. 45(10) (2009).  S. K. Chang and M. H. Kryder. 2009. After hard drives what comes next? IEEE Trans. Magnet. 45(10) (2009).","DOI":"10.1109\/TMAG.2009.2024163"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmmm.2007.12.019"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature04207"},{"volume-title":"Proceedings of the International Symposium on VLSI Technology, Systems, and Applications (VLSI-TSA\u201912)","author":"Lam C. H.","key":"e_1_2_1_10_1","unstructured":"C. H. Lam and S. B. Kim . 2012. Transition of memory technologies . In Proceedings of the International Symposium on VLSI Technology, Systems, and Applications (VLSI-TSA\u201912) . IEEE. C. H. Lam and S. B. Kim. 2012. Transition of memory technologies. In Proceedings of the International Symposium on VLSI Technology, Systems, and Applications (VLSI-TSA\u201912). IEEE."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1142\/S2010324712500099"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150274"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555760"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.57"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540712"},{"volume-title":"Proceedings of the IEEE 19th International Symposium on High Performance Computer Architecture (HPCA\u201913)","author":"Ham Tae Jun","key":"e_1_2_1_17_1","unstructured":"Tae Jun Ham , Bharath K. Chelepalli , Neng Xue , and Benjamin C. Lee . 2013. Disintegrated control for energy-efficient and heterogeneous memory systems . In Proceedings of the IEEE 19th International Symposium on High Performance Computer Architecture (HPCA\u201913) . IEEE, 424--435. Tae Jun Ham, Bharath K. Chelepalli, Neng Xue, and Benjamin C. Lee. 2013. Disintegrated control for energy-efficient and heterogeneous memory systems. In Proceedings of the IEEE 19th International Symposium on High Performance Computer Architecture (HPCA\u201913). IEEE, 424--435."},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the 5th Workshop on Energy Efficient Design.","author":"Meza Justin","year":"2013","unstructured":"Justin Meza , Yixin Luo , Samira Khan , Jishen Zhao , Yuan Xie , and Onur Mutlu . 2013 . A case for efficient hardware\/software cooperative management of storage and memory . In Proceedings of the 5th Workshop on Energy Efficient Design. Justin Meza, Yixin Luo, Samira Khan, Jishen Zhao, Yuan Xie, and Onur Mutlu. 2013. A case for efficient hardware\/software cooperative management of storage and memory. In Proceedings of the 5th Workshop on Energy Efficient Design."},{"key":"e_1_2_1_19_1","first-page":"7","article-title":"Hardware-assisted cooperative integration of wear-leveling and salvaging for phase change memory","volume":"10","author":"Jiang Lei","year":"2013","unstructured":"Lei Jiang , Yu Du , Bo Zhao , Youtao Zhang , Bruce R. Childers , and Jun Yang . 2013 . Hardware-assisted cooperative integration of wear-leveling and salvaging for phase change memory . ACM Trans. Architect. Code Optim. 10 , 2 (2013), 7 . Lei Jiang, Yu Du, Bo Zhao, Youtao Zhang, Bruce R. Childers, and Jun Yang. 2013. Hardware-assisted cooperative integration of wear-leveling and salvaging for phase change memory. ACM Trans. Architect. Code Optim. 10, 2 (2013), 7.","journal-title":"ACM Trans. Architect. Code Optim."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/COMPSAC.2013.90"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the USENIX Annual Technical Conference. 319--331","author":"Guerra Jorge","year":"2012","unstructured":"Jorge Guerra , Leonardo M\u00e1rmol , Daniel Campello , Carlos Crespo , Raju Rangaswami , and Jinpeng Wei . 2012 . Software persistent memory . In Proceedings of the USENIX Annual Technical Conference. 319--331 . Jorge Guerra, Leonardo M\u00e1rmol, Daniel Campello, Carlos Crespo, Raju Rangaswami, and Jinpeng Wei. 2012. Software persistent memory. In Proceedings of the USENIX Annual Technical Conference. 319--331."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063436"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_2_1_25_1","volume-title":"Andres Jaan Tack, and Michael M. Swift","author":"Volos Haris","year":"2011","unstructured":"Haris Volos , Andres Jaan Tack, and Michael M. Swift . 2011 . Mnemosyne : Lightweight persistent memory. In ACM SIGARCH Computer Architecture News, vol. 39 . ACM , 91--104. Haris Volos, Andres Jaan Tack, and Michael M. Swift. 2011. Mnemosyne: Lightweight persistent memory. In ACM SIGARCH Computer Architecture News, vol. 39. ACM, 91--104."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950380"},{"key":"e_1_2_1_27_1","unstructured":"github. {n.d.}. Retrieved from https:\/\/github.com\/pmem\/nvml.  github. {n.d.}. Retrieved from https:\/\/github.com\/pmem\/nvml."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629619"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465005"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the 14th USENIX Conference on File and Storage Technologies (FAST\u201916)","author":"Xu Jian","year":"2016","unstructured":"Jian Xu and Steven Swanson . 2016 . NOVA: A log-structured file system for hybrid volatile\/non-volatile main memories . In Proceedings of the 14th USENIX Conference on File and Storage Technologies (FAST\u201916) . 323--338. Jian Xu and Steven Swanson. 2016. NOVA: A log-structured file system for hybrid volatile\/non-volatile main memories. In Proceedings of the 14th USENIX Conference on File and Storage Technologies (FAST\u201916). 323--338."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901324"},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the USENIX Annual Technical Conference (ATC\u201917)","author":"Hu Qingda","year":"2017","unstructured":"Qingda Hu , Jinglei Ren , Anirudh Badam , Jiwu Shu , and Thomas Moscibroda . 2017 . Log-structured non-volatile main memory . In Proceedings of the USENIX Annual Technical Conference (ATC\u201917) . Qingda Hu, Jinglei Ren, Anirudh Badam, Jiwu Shu, and Thomas Moscibroda. 2017. Log-structured non-volatile main memory. In Proceedings of the USENIX Annual Technical Conference (ATC\u201917)."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592820"},{"key":"e_1_2_1_35_1","volume-title":"Dong Ping Zhang","author":"Breslow Alex D.","year":"2016","unstructured":"Alex D. Breslow , Dong Ping Zhang , Joseph L. Greathouse , Nuwan Jayasena , and Dean M. Tullsen. 2016 . Horton tables: Fast hash tables for in-memory data-intensive computing. In Proceedings of the USENIX Annual Technical Conference (ATC\u201916) 281--294. Retrieved from https:\/\/www.usenix.org\/conference\/atc16\/technical-sessions\/presentation\/breslow. Alex D. Breslow, Dong Ping Zhang, Joseph L. Greathouse, Nuwan Jayasena, and Dean M. Tullsen. 2016. Horton tables: Fast hash tables for in-memory data-intensive computing. In Proceedings of the USENIX Annual Technical Conference (ATC\u201916) 281--294. Retrieved from https:\/\/www.usenix.org\/conference\/atc16\/technical-sessions\/presentation\/breslow."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2819001.2819002"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2782251"},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201918)","author":"Zuo Pengfei","year":"2018","unstructured":"Pengfei Zuo , Yu Hua , and Jie Wu . 2018 . Write-optimized and high-performance hashing index scheme for persistent memory . In Proceedings of the 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201918) . 461--476. Retrieved from https:\/\/www.usenix.org\/conference\/osdi18\/presentation\/zuo. Pengfei Zuo, Yu Hua, and Jie Wu. 2018. Write-optimized and high-performance hashing index scheme for persistent memory. In Proceedings of the 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201918). 461--476. Retrieved from https:\/\/www.usenix.org\/conference\/osdi18\/presentation\/zuo."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485943"},{"volume-title":"Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA\u201915)","author":"Karakostas Vasileios","key":"e_1_2_1_40_1","unstructured":"Vasileios Karakostas , Jayneel Gandhi , Furkan Ayar , Adri\u00e1n Cristal , Mark D. Hill , Kathryn S. McKinley , Mario Nemirovsky , Michael M. Swift , and Osman S. Unsal . 2015. Redundant memory mappings for fast access to large memories . In Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA\u201915) . Vasileios Karakostas, Jayneel Gandhi, Furkan Ayar, Adri\u00e1n Cristal, Mark D. Hill, Kathryn S. McKinley, Mario Nemirovsky, Michael M. Swift, and Osman S. Unsal. 2015. Redundant memory mappings for fast access to large memories. In Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA\u201915)."},{"key":"e_1_2_1_41_1","unstructured":"Oracle. {n.d.} Retrived from http:\/\/www.oracle.com\/technetwork\/database\/database-technologies\/berkeleydb\/downloads\/index.html.  Oracle. {n.d.} Retrived from http:\/\/www.oracle.com\/technetwork\/database\/database-technologies\/berkeleydb\/downloads\/index.html."},{"key":"e_1_2_1_42_1","unstructured":"MySQL Performance Blog. {n.d.}. Retrieevd from https:\/\/www.percona.com\/blog\/2009\/11\/10\/tokyo-tyrant-the-extras-part-i-is-it-durable\/.  MySQL Performance Blog. {n.d.}. Retrieevd from https:\/\/www.percona.com\/blog\/2009\/11\/10\/tokyo-tyrant-the-extras-part-i-is-it-durable\/."},{"key":"e_1_2_1_43_1","volume-title":"Redis: Lightweight key\/value store that goes the extra mile. Linux Mag. 79","author":"Zawodny J.","year":"2009","unstructured":"J. Zawodny . 2009. Redis: Lightweight key\/value store that goes the extra mile. Linux Mag. 79 ( 2009 ). J. Zawodny. 2009. Redis: Lightweight key\/value store that goes the extra mile. Linux Mag. 79 (2009)."},{"key":"e_1_2_1_44_1","unstructured":"Symac.com website. {n.d.}. Retrieved from http:\/\/symas.com\/mdb\/microbench\/.  Symac.com website. {n.d.}. Retrieved from http:\/\/symas.com\/mdb\/microbench\/."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/245882.245905"},{"key":"e_1_2_1_46_1","volume-title":"Tsatalos et al","author":"Carey Michael J.","year":"1994","unstructured":"Michael J. Carey , David J. DeWitt , Michael J. Franklin , Nancy E. Hall , Mark L. McAuliffe , Jeffrey F. Naughton , Daniel T. Schuh , Marvin H. Solomon , C. K. Tan , Odysseas G. Tsatalos et al . 1994 . Shoring Up Persistent Applications, vol. 23 . ACM. Michael J. Carey, David J. DeWitt, Michael J. Franklin, Nancy E. Hall, Mark L. McAuliffe, Jeffrey F. Naughton, Daniel T. Schuh, Marvin H. Solomon, C. K. Tan, Odysseas G. Tsatalos et al. 1994. Shoring Up Persistent Applications, vol. 23. ACM."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/125223.125244"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/157710.157737"},{"volume-title":"Proceedings of the 1st ACM SIGOPS Conference on Timely Results in Operating Systems (TRIOS@SOSP\u201913)","author":"Moraru Iulian","key":"e_1_2_1_49_1","unstructured":"Iulian Moraru , David G. Andersen , Michael Kaminsky , Niraj Tolia , Parthasarathy Ranganathan , and Nathan L. Binkert . 2013. Consistent, durable, and safe memory management for byte-addressable non volatile main memory . In Proceedings of the 1st ACM SIGOPS Conference on Timely Results in Operating Systems (TRIOS@SOSP\u201913) . 1:1--1:17. Iulian Moraru, David G. Andersen, Michael Kaminsky, Niraj Tolia, Parthasarathy Ranganathan, and Nathan L. Binkert. 2013. Consistent, durable, and safe memory management for byte-addressable non volatile main memory. In Proceedings of the 1st ACM SIGOPS Conference on Timely Results in Operating Systems (TRIOS@SOSP\u201913). 1:1--1:17."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.75"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1871147"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898106"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974656"},{"key":"e_1_2_1_57_1","volume-title":"Proceedings of the International Workshop on Accelerating Data Management Systems Using Modern Processor and Storage Architectures (ADMS\u201915)","author":"Schwalb David","year":"2015","unstructured":"David Schwalb , Tim Berning , Martin Faust , Markus Dreseler , and Hasso Plattner . 2015 . NVM Malloc: Memory allocation for NVRAM . Proceedings of the International Workshop on Accelerating Data Management Systems Using Modern Processor and Storage Architectures (ADMS\u201915) . 12. David Schwalb, Tim Berning, Martin Faust, Markus Dreseler, and Hasso Plattner. 2015. NVM Malloc: Memory allocation for NVRAM. Proceedings of the International Workshop on Accelerating Data Management Systems Using Modern Processor and Storage Architectures (ADMS\u201915). 12."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3327963","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3327963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:25:33Z","timestamp":1750206333000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3327963"}},"subtitle":["A Lightweight Persistent Memory with Wear-aware Memory Management"],"short-title":[],"issued":{"date-parts":[[2019,6,10]]},"references-count":56,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2019,7,31]]}},"alternative-id":["10.1145\/3327963"],"URL":"https:\/\/doi.org\/10.1145\/3327963","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2019,6,10]]},"assertion":[{"value":"2017-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-06-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}