{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T14:55:57Z","timestamp":1779202557406,"version":"3.51.4"},"reference-count":53,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2019,8,13]],"date-time":"2019-08-13T00:00:00Z","timestamp":1565654400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2019,9,30]]},"abstract":"<jats:p>A rising trend is the use of multi-tenant FPGAs, particularly in cloud environments, where partial access to the hardware is given to multiple third parties. This leads to new types of attacks in FPGAs, which operate not only on the logic level, but also on the electrical level through the common power delivery network. Since FPGAs are configured from the software-side, attackers are enabled to launch hardware attacks from software, impacting the security of an entire system. In this article, we show the first attempt of a countermeasure against attacks on the electrical level, which is based on a bitstream checking methodology. Bitstreams are translated back into flat technology mapped netlists, which are then checked for properties that indicate potential malicious runtime behavior of FPGA logic. Our approach can provide a metric of potential risk of the FPGA bitstream being used in active fault or passive side-channel attacks against other users of the FPGA fabric or the entire SoC platform.<\/jats:p>","DOI":"10.1145\/3328222","type":"journal-article","created":{"date-parts":[[2019,8,13]],"date-time":"2019-08-13T14:41:50Z","timestamp":1565707310000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":72,"title":["Mitigating Electrical-level Attacks towards Secure Multi-Tenant FPGAs in the Cloud"],"prefix":"10.1145","volume":"12","author":[{"given":"Jonas","family":"Krautter","sequence":"first","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2839-4692","authenticated-orcid":false,"given":"Dennis R. E.","family":"Gnad","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,8,13]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Chipworks. 2014. Inside the Samsung Galaxy S5. Retrieved from: https:\/\/www.chipworks.com\/ko\/node\/126.  Chipworks. 2014. Inside the Samsung Galaxy S5. Retrieved from: https:\/\/www.chipworks.com\/ko\/node\/126."},{"key":"e_1_2_1_2_1","unstructured":"iFixit. 2015. Pebble Time Teardown. Retrieved from: https:\/\/www.ifixit.com\/Teardown\/Pebble+Time+Teardown\/42382.  iFixit. 2015. Pebble Time Teardown. Retrieved from: https:\/\/www.ifixit.com\/Teardown\/Pebble+Time+Teardown\/42382."},{"key":"e_1_2_1_3_1","unstructured":"Amazon Web Services (AWS). 2018. Amazon EC2 F1 Instances. Retrieved from: https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/.  Amazon Web Services (AWS). 2018. Amazon EC2 F1 Instances. Retrieved from: https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/."},{"key":"e_1_2_1_4_1","unstructured":"LWN.net. 2018. FPGA Device Feature List (DFL) Device Drivers. Retrieved from: https:\/\/lwn.net\/Articles\/757283\/.  LWN.net. 2018. FPGA Device Feature List (DFL) Device Drivers. Retrieved from: https:\/\/lwn.net\/Articles\/757283\/."},{"key":"e_1_2_1_5_1","unstructured":"Alibaba Cloud. 2018. Instance type families\u2014Alibaba Cloud Documentation Center. Retrieved from: https:\/\/www.alibabacloud.com\/help\/doc-detail\/25378.html.  Alibaba Cloud. 2018. Instance type families\u2014Alibaba Cloud Documentation Center. Retrieved from: https:\/\/www.alibabacloud.com\/help\/doc-detail\/25378.html."},{"key":"e_1_2_1_6_1","unstructured":"OpenCores. 2018. OpenCores\u2014The Reference Community for Free and Open Source Gateware IP cores. Retrieved from: https:\/\/opencores.org\/.  OpenCores. 2018. OpenCores\u2014The Reference Community for Free and Open Source Gateware IP cores. Retrieved from: https:\/\/opencores.org\/."},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems. Springer, 29--45","author":"Agrawal Dakshi","year":"2002"},{"key":"e_1_2_1_8_1","volume-title":"IWLS 2005 Benchmarks. Technical Report. Cadence Berkeley Labs.","author":"Albrecht C.","year":"2005"},{"key":"e_1_2_1_9_1","unstructured":"Victor M. Alvarez. 2018. YARA\u2014The pattern matching swiss knife for malware researchers. Retrieved from: http:\/\/virustotal.github.io\/yara\/.  Victor M. Alvarez. 2018. YARA\u2014The pattern matching swiss knife for malware researchers. Retrieved from: http:\/\/virustotal.github.io\/yara\/."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.79"},{"key":"e_1_2_1_11_1","volume-title":"Gephi: An Open Source Software for Exploring and Manipulating Networks. Retrieved from: https:\/\/www.aaai.org\/ocs\/index.php\/ICWSM\/09\/paper\/view\/154.","author":"Bastian Mathieu","year":"2009"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.117"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2196252"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the International Conference on Advances in Cryptology (EUROCRYPT\u201997)","author":"Boneh Dan"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems. 1929--1934","author":"Brglez F."},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201985)","author":"Brglez F."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650362"},{"key":"e_1_2_1_18_1","unstructured":"Clifford Wolf and Mathias Lasser. 2015. Project IceStorm. Retrieved from: http:\/\/www.clifford.at\/icestorm\/.  Clifford Wolf and Mathias Lasser. 2015. Project IceStorm. Retrieved from: http:\/\/www.clifford.at\/icestorm\/."},{"key":"e_1_2_1_19_1","unstructured":"Cobham Gaisler. 2019. LEON3 Processor. Retrieved from: https:\/\/www.gaisler.com\/index.php\/products\/processors\/leon3.  Cobham Gaisler. 2019. LEON3 Processor. Retrieved from: https:\/\/www.gaisler.com\/index.php\/products\/processors\/leon3."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228512"},{"key":"e_1_2_1_21_1","unstructured":"D. Corbett. 2012. The Xilinx Isolation Design Flow for Fault-Tolerant Systems. Retrieved from: https:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp412_IDF_for_Fault_Tolerant_Sys.pdf.  D. Corbett. 2012. The Xilinx Isolation Design Flow for Fault-Tolerant Systems. Retrieved from: https:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp412_IDF_for_Fault_Tolerant_Sys.pdf."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233026"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the International Symposium on Low Power Electronics and Design. 146--151","author":"Das S."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339242"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2018.2812183"},{"key":"e_1_2_1_28_1","volume-title":"North","author":"Gansner Emden R.","year":"2000"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3196494.3196518"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201917)","author":"Gnad D. R. E."},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT\u201918)","author":"Gnad D. R. E."},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201999)","author":"Had\u017ei\u0107 Ilija"},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the International Conference on Foundations of Computer Science (FCS\u201908)","author":"Hawick K. A."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.28"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"e_1_2_1_36_1","doi-asserted-by":"crossref","unstructured":"J. Krautter D. R. E. Gnad and M. B. Tahoori. 2018. FPGAhammer: Remote voltage fault attacks on shared FPGAs suitable for DFA on AES. IACR Trans. Crypto. Hardw. Embedd. Syst. 3 (2018).  J. Krautter D. R. E. Gnad and M. B. Tahoori. 2018. FPGAhammer: Remote voltage fault attacks on shared FPGAs suitable for DFA on AES. IACR Trans. Crypto. Hardw. Embedd. Syst. 3 (2018).","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201912)","author":"Masle A. L."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825834"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0033799"},{"key":"e_1_2_1_41_1","unstructured":"Tiago P. Peixoto. 2014. The graph-tool python library. figshare.  Tiago P. Peixoto. 2014. The graph-tool python library. figshare."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00016"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the Conference on Design, Automation 8 Test in Europe (DATE\u201918)","author":"Schellenberg F."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"e_1_2_1_46_1","unstructured":"SpinalHDL contributors. 2019. An FPGA Friendly 32 bit RISC-V CPU implementation. Retrieved from: https:\/\/github.com\/SpinalHDL\/VexRiscv.  SpinalHDL contributors. 2019. An FPGA Friendly 32 bit RISC-V CPU implementation. Retrieved from: https:\/\/github.com\/SpinalHDL\/VexRiscv."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274566"},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the USENIX Security Symposium.","author":"Tang Adrian","year":"2017"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"e_1_2_1_50_1","unstructured":"Clifford Wolf. 2013. Yosys Open SYnthesis Suite. Retrieved from: http:\/\/www.clifford.at\/yosys\/.  Clifford Wolf. 2013. Yosys Open SYnthesis Suite. Retrieved from: http:\/\/www.clifford.at\/yosys\/."},{"key":"e_1_2_1_51_1","volume-title":"Proceedings of the Symposium on Security and Privacy (S8P\u201918)","author":"Zhao Mark"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133352.2133353"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435283"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3328222","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3328222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:25:46Z","timestamp":1750206346000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3328222"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,13]]},"references-count":53,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2019,9,30]]}},"alternative-id":["10.1145\/3328222"],"URL":"https:\/\/doi.org\/10.1145\/3328222","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,8,13]]},"assertion":[{"value":"2018-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-08-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}