{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:06Z","timestamp":1750220946419,"version":"3.41.0"},"reference-count":53,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2019,7,18]],"date-time":"2019-07-18T00:00:00Z","timestamp":1563408000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Korean Government (Ministry of Science, Information, and Communications Technology) through the National Research Foundation of Korea","award":["2018R1A2B2005277 and 2019R1G1A1003780"],"award-info":[{"award-number":["2018R1A2B2005277 and 2019R1G1A1003780"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2019,9,30]]},"abstract":"<jats:p>Mobile devices have become the most important devices in our life. However, they are limited in battery capacity. Therefore, low-power computing is crucial for their long lifetime. A spin-transfer torque RAM (STT-RAM) has become emerging memory technology because of its low leakage power consumption. We herein propose MH cache, a multi-retention STT-RAM-based cache management scheme for last-level caches (LLC) to reduce their power consumption for mobile hardware rendering systems. We analyzed the memory access patterns of processes and observed how rendering methods affect process behaviors. We propose a cache management scheme that measures write-intensity of each process dynamically and exploits it to manage a power-efficient multi-retention STT-RAM-based cache. Our proposed scheme uses variable threshold for a process\u2019 write-intensity to determine cache line placement. We explain how to deal with the following issue to implement our proposed scheme. Our experimental results show that our techniques significantly reduce the LLC power consumption by 32% and 32.2% in single- and quad-core systems, respectively, compared to a full STT-RAM LLC.<\/jats:p>","DOI":"10.1145\/3328520","type":"journal-article","created":{"date-parts":[[2019,7,19]],"date-time":"2019-07-19T13:17:14Z","timestamp":1563542234000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["MH Cache"],"prefix":"10.1145","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8955-906X","authenticated-orcid":false,"given":"Jungwoo","family":"Park","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9774-5276","authenticated-orcid":false,"given":"Myoungjun","family":"Lee","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology"}]},{"given":"Soontae","family":"Kim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology"}]},{"given":"Minho","family":"Ju","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}]},{"given":"Jeongkyu","family":"Hong","sequence":"additional","affiliation":[{"name":"Yeongnam University"}]}],"member":"320","published-online":{"date-parts":[[2019,7,18]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320119"},{"key":"e_1_2_1_3_1","volume-title":"Architectural exploration with gem5. Tutor ASPLOS","author":"Wang William","year":"2017","unstructured":"William Wang , Andreas Sandberg , and Stephan Diestelhorst . 2017. Architectural exploration with gem5. Tutor ASPLOS ( 2017 ). William Wang, Andreas Sandberg, and Stephan Diestelhorst. 2017. Architectural exploration with gem5. Tutor ASPLOS (2017)."},{"key":"e_1_2_1_4_1","unstructured":"Apple. 2018. Apple A12. Retrieved from https:\/\/en.wikipedia.org\/wiki\/Apple_A12.  Apple. 2018. Apple A12. Retrieved from https:\/\/en.wikipedia.org\/wiki\/Apple_A12."},{"key":"e_1_2_1_5_1","unstructured":"Ayymoose. 2019. gem5-mcpat-parser. Retrieved from https:\/\/github.com\/Ayymoose\/gem5-mcpat-parser.  Ayymoose. 2019. gem5-mcpat-parser. Retrieved from https:\/\/github.com\/Ayymoose\/gem5-mcpat-parser."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the USENIX Annual Technical Conference","volume":"14","author":"Carroll Aaron","unstructured":"Aaron Carroll , Gernot Heiser et al. 2010. An analysis of power consumption in a smartphone . In Proceedings of the USENIX Annual Technical Conference , vol. 14 . 21--21. Aaron Carroll, Gernot Heiser et al. 2010. An analysis of power consumption in a smartphone. In Proceedings of the USENIX Annual Technical Conference, vol. 14. 21--21."},{"key":"e_1_2_1_8_1","unstructured":"Karthik Chandrasekar Christian Weis Yonghui Li Benny Akesson Norbert Wehn and Kees Goossens. 2012. DRAMPower: Open-source DRAM power 8 energy estimation tool. Retrieved from http:\/\/www. drampower. info.  Karthik Chandrasekar Christian Weis Yonghui Li Benny Akesson Norbert Wehn and Kees Goossens. 2012. DRAMPower: Open-source DRAM power 8 energy estimation tool. Retrieved from http:\/\/www. drampower. info."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482100"},{"volume-title":"Proceedings of the Conference on Design, Automation 8 Test in Europe. European Design and Automation Association, 182","author":"Bel Brandon Del","key":"e_1_2_1_10_1","unstructured":"Brandon Del Bel , Jongyeon Kim , Chris H. Kim , and Sachin S. Sapatnekar . 2014. Improving STT-MRAM density through multibit error correction . In Proceedings of the Conference on Design, Automation 8 Test in Europe. European Design and Automation Association, 182 . Brandon Del Bel, Jongyeon Kim, Chris H. Kim, and Sachin S. Sapatnekar. 2014. Improving STT-MRAM density through multibit error correction. In Proceedings of the Conference on Design, Automation 8 Test in Europe. European Design and Automation Association, 182."},{"volume-title":"Emerging Memory Technologies","author":"Dong Xiangyu","key":"e_1_2_1_11_1","unstructured":"Xiangyu Dong , Cong Xu , Norm Jouppi , and Yuan Xie . 2014. NVSim: A circuit-level performance, energy, and area model for emerging non-volatile memory . In Emerging Memory Technologies . Springer , 15--50. Xiangyu Dong, Cong Xu, Norm Jouppi, and Yuan Xie. 2014. NVSim: A circuit-level performance, energy, and area model for emerging non-volatile memory. In Emerging Memory Technologies. Springer, 15--50."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2557326"},{"volume-title":"Proceedings of the IEEE International Parallel and Distributed Processing Symposium. IEEE, 273--282","author":"Goel Bhavishya","key":"e_1_2_1_13_1","unstructured":"Bhavishya Goel and Sally A . McKee. 2016. A methodology for modeling dynamic and static power consumption for multicore processors . In Proceedings of the IEEE International Parallel and Distributed Processing Symposium. IEEE, 273--282 . Bhavishya Goel and Sally A. McKee. 2016. A methodology for modeling dynamic and static power consumption for multicore processors. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium. IEEE, 273--282."},{"key":"e_1_2_1_14_1","unstructured":"Google. 2011. Android Ice Cream Sandwich. Retrieved from https:\/\/developer.android.com\/about\/versions\/android-4.0-highlights.  Google. 2011. Android Ice Cream Sandwich. Retrieved from https:\/\/developer.android.com\/about\/versions\/android-4.0-highlights."},{"key":"e_1_2_1_15_1","unstructured":"Google. 2011. Hardware acceleration. Retrieved from https:\/\/developer.android.com\/guide\/topics\/graphics\/hardware-accel.  Google. 2011. Hardware acceleration. Retrieved from https:\/\/developer.android.com\/guide\/topics\/graphics\/hardware-accel."},{"key":"e_1_2_1_16_1","unstructured":"Google. 2013. Android Kitkat. Retrieved from https:\/\/www.android.com\/versions\/kit-kat-4-4\/.  Google. 2013. Android Kitkat. Retrieved from https:\/\/www.android.com\/versions\/kit-kat-4-4\/."},{"key":"e_1_2_1_17_1","unstructured":"Google. 2019. Guide to background processing. Retrieved from https:\/\/developer.android.com\/guide\/background\/.  Google. 2019. Guide to background processing. Retrieved from https:\/\/developer.android.com\/guide\/background\/."},{"key":"e_1_2_1_18_1","unstructured":"Google. 2019. Limited background behavior. Retrieved from https:\/\/developer.android.com\/about\/versions\/oreo\/background.  Google. 2019. Limited background behavior. Retrieved from https:\/\/developer.android.com\/about\/versions\/oreo\/background."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114205"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844460"},{"key":"e_1_2_1_21_1","unstructured":"Aamer Jaleel. 2018. Memory Characterization of Workloads Using Instrumentation-Driven Simulation. Retrieved from http:\/\/www.jaleels.org\/ajaleel\/publications\/SPECanalysis.pdf.  Aamer Jaleel. 2018. Memory Characterization of Workloads Using Instrumentation-Driven Simulation. Retrieved from http:\/\/www.jaleels.org\/ajaleel\/publications\/SPECanalysis.pdf."},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201916)","author":"Ju Minho","year":"2016","unstructured":"Minho Ju , Hyeonggyu Kim , and Soontae Kim . 2016 . MofySim: A mobile full-system simulation framework for energy consumption and performance analysis . In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201916) . IEEE, 245--254. Minho Ju, Hyeonggyu Kim, and Soontae Kim. 2016. MofySim: A mobile full-system simulation framework for energy consumption and performance analysis. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201916). IEEE, 245--254."},{"volume-title":"Proceedings of the IEEE 20th International Symposium on High Performance Computer Architecture (HPCA\u201914)","author":"Khan Samira","key":"e_1_2_1_23_1","unstructured":"Samira Khan , Alaa R. Alameldeen , Chris Wilkerson , Onur Mutluy , and Daniel A. Jimenezz . 2014. Improving cache performance using read-write partitioning . In Proceedings of the IEEE 20th International Symposium on High Performance Computer Architecture (HPCA\u201914) . IEEE, 452--463. Samira Khan, Alaa R. Alameldeen, Chris Wilkerson, Onur Mutluy, and Daniel A. Jimenezz. 2014. Improving cache performance using read-write partitioning. In Proceedings of the IEEE 20th International Symposium on High Performance Computer Architecture (HPCA\u201914). IEEE, 452--463."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2620168"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2016.06.005"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2075920"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485587"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360527"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2435788"},{"key":"e_1_2_1_34_1","volume-title":"Jouppi","author":"Muralimanohar Naveen","year":"2009","unstructured":"Naveen Muralimanohar , Rajeev Balasubramonian , and Norman P . Jouppi . 2009 . CACTI 6.0: A tool to model large caches. HP Lab . (2009), 22--31. Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P. Jouppi. 2009. CACTI 6.0: A tool to model large caches. HP Lab. (2009), 22--31."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"e_1_2_1_36_1","volume-title":"Hennessy","author":"Patterson David A.","year":"2008","unstructured":"David A. Patterson and John L . Hennessy . 2008 . Computer Organization and Design, 4 th ed. Morgan Kaufmann , 230--241. David A. Patterson and John L. Hennessy. 2008. Computer Organization and Design, 4th ed. Morgan Kaufmann, 230--241.","edition":"4"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2899894"},{"volume-title":"Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture (HPCA\u201910)","author":"Qureshi Moinuddin K.","key":"e_1_2_1_38_1","unstructured":"Moinuddin K. Qureshi , Michele M. Franceschini , and Luis A . Lastras-Montano. 2010. Improving read performance of phase change memories via write cancellation and write pausing . In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture (HPCA\u201910) . IEEE, 1--11. Moinuddin K. Qureshi, Michele M. Franceschini, and Luis A. Lastras-Montano. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture (HPCA\u201910). IEEE, 1--11."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250709"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555760"},{"key":"e_1_2_1_41_1","unstructured":"Samsung. 2019. Galaxy S9 and S9+ Specificaions. Retrieved from https:\/\/www.samsung.com\/us\/smartphones\/galaxy-s9\/specs\/.  Samsung. 2019. Galaxy S9 and S9+ Specificaions. Retrieved from https:\/\/www.samsung.com\/us\/smartphones\/galaxy-s9\/specs\/."},{"volume-title":"Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA\u201911)","author":"Smullen Clinton W.","key":"e_1_2_1_42_1","unstructured":"Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , and Mircea R. Stan . 2011. Relaxing non-volatility for fast and energy-efficient STT-RAM caches . In Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA\u201911) . IEEE, 50--61. Clinton W. Smullen, Vidyabhushan Mohan, Anurag Nigam, Sudhanva Gurumurthi, and Mircea R. Stan. 2011. Relaxing non-volatility for fast and energy-efficient STT-RAM caches. In Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA\u201911). IEEE, 50--61."},{"volume-title":"Proceedings of the Annual IEEE\/ACM 44th Annual International Symposium on Microarchitecture.","author":"Sodani Avinash","key":"e_1_2_1_43_1","unstructured":"Avinash Sodani and C. Processor . 2011. Race to exascale: Opportunities and challenges . In Proceedings of the Annual IEEE\/ACM 44th Annual International Symposium on Microarchitecture. Avinash Sodani and C. Processor. 2011. Race to exascale: Opportunities and challenges. In Proceedings of the Annual IEEE\/ACM 44th Annual International Symposium on Microarchitecture."},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"e_1_2_1_46_1","unstructured":"Synopsys. 2018. Synopsys Design Compiler. Retrieved from https:\/\/www.synopsys.com\/.  Synopsys. 2018. Synopsys Design Compiler. Retrieved from https:\/\/www.synopsys.com\/."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485493"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074003"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555761"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755838"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2843940"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3328520","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3328520","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:40Z","timestamp":1750204420000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3328520"}},"subtitle":["A Multi-retention STT-RAM-based Low-power Last-level Cache for Mobile Hardware Rendering Systems"],"short-title":[],"issued":{"date-parts":[[2019,7,18]]},"references-count":53,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2019,9,30]]}},"alternative-id":["10.1145\/3328520"],"URL":"https:\/\/doi.org\/10.1145\/3328520","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2019,7,18]]},"assertion":[{"value":"2018-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-07-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}