{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T17:21:45Z","timestamp":1778692905101,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1145\/3329785.3329917","type":"proceedings-article","created":{"date-parts":[[2019,6,24]],"date-time":"2019-06-24T13:52:32Z","timestamp":1561384352000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["Bridging the Latency Gap between NVM and DRAM for Latency-bound Operations"],"prefix":"10.1145","author":[{"given":"Georgios","family":"Psaropoulos","sequence":"first","affiliation":[{"name":"EPFL, Switzerland SAP SE, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ismail","family":"Oukid","sequence":"additional","affiliation":[{"name":"SAP SE, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Legler","sequence":"additional","affiliation":[{"name":"SAP SE, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norman","family":"May","sequence":"additional","affiliation":[{"name":"SAP SE, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anastasia","family":"Ailamaki","sequence":"additional","affiliation":[{"name":"EPFL, Switzerland RAW Labs SA, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2013. Intel Memory Latency Checker. http:\/\/www.intel.com\/software\/mlc {Online; accessed 18-March-2019}.  2013. Intel Memory Latency Checker. http:\/\/www.intel.com\/software\/mlc {Online; accessed 18-March-2019}."},{"key":"e_1_3_2_1_2_1","volume-title":"Persistent Memory and Compression. https:\/\/www.aerospike.com\/blog\/aerospike-4-5-persistent-memory-compression\/ {Online","author":"Aerospike","year":"2019","unstructured":"2019. Aerospike 4.5 : Persistent Memory and Compression. https:\/\/www.aerospike.com\/blog\/aerospike-4-5-persistent-memory-compression\/ {Online ; accessed 18- March - 2019 }. 2019. Aerospike 4.5: Persistent Memory and Compression. https:\/\/www.aerospike.com\/blog\/aerospike-4-5-persistent-memory-compression\/ {Online; accessed 18-March-2019}."},{"key":"e_1_3_2_1_3_1","volume-title":"How to configure persistent memory (PMEM) for SQL Server on Linux. https:\/\/docs.microsoft.com\/en-us\/sql\/linux\/sql-server-linux-configure-pmem?view=sqlallproducts-allversions {Online","year":"2019","unstructured":"2019. How to configure persistent memory (PMEM) for SQL Server on Linux. https:\/\/docs.microsoft.com\/en-us\/sql\/linux\/sql-server-linux-configure-pmem?view=sqlallproducts-allversions {Online ; accessed 18- March - 2019 }. 2019. How to configure persistent memory (PMEM) for SQL Server on Linux. https:\/\/docs.microsoft.com\/en-us\/sql\/linux\/sql-server-linux-configure-pmem?view=sqlallproducts-allversions {Online; accessed 18-March-2019}."},{"key":"e_1_3_2_1_4_1","volume-title":"Intel Optane DC Persistent Memory Module. www.intel.com\/optanedcpersistentmemory {Online","year":"2019","unstructured":"2019. Intel Optane DC Persistent Memory Module. www.intel.com\/optanedcpersistentmemory {Online ; accessed 20- March - 2019 }. 2019. Intel Optane DC Persistent Memory Module. www.intel.com\/optanedcpersistentmemory {Online; accessed 20-March-2019}."},{"key":"e_1_3_2_1_5_1","volume-title":"Oracle TimesTen In-Memory Database. https:\/\/www.oracle.com\/database\/technologies\/related\/timesten.html {Online","year":"2019","unstructured":"2019. Oracle TimesTen In-Memory Database. https:\/\/www.oracle.com\/database\/technologies\/related\/timesten.html {Online ; accessed 18- March - 2019 }. 2019. Oracle TimesTen In-Memory Database. https:\/\/www.oracle.com\/database\/technologies\/related\/timesten.html {Online; accessed 18-March-2019}."},{"key":"e_1_3_2_1_6_1","unstructured":"2019. Working Draft Standard for Programming Language C++. http:\/\/eel.is\/c++draft\/dcl.fct.def.coroutine {Online; accessed 25-March-2019}.  2019. Working Draft Standard for Programming Language C++. http:\/\/eel.is\/c++draft\/dcl.fct.def.coroutine {Online; accessed 25-March-2019}."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.14778\/3137765.3137780"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3164135.3164147"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3054780"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.14778\/3025111.3025116"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1272743.1272747"},{"key":"e_1_3_2_1_12_1","volume-title":"Rethinking Database Algorithms for Phase Change Memory. In Fifth Biennial Conference on Innovative Data Systems Research (CIDR). 21--31","author":"Chen Shimin","year":"2011","unstructured":"Shimin Chen , Phillip B Gibbons , and Suman Nath . 2011 . Rethinking Database Algorithms for Phase Change Memory. In Fifth Biennial Conference on Innovative Data Systems Research (CIDR). 21--31 . Shimin Chen, Phillip B Gibbons, and Suman Nath. 2011. Rethinking Database Algorithms for Phase Change Memory. In Fifth Biennial Conference on Innovative Data Systems Research (CIDR). 21--31."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.14778\/2752939.2752947"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391610"},{"key":"e_1_3_2_1_15_1","volume-title":"IEEE International Electron Devices Meeting (IEDM). IEEE, 31--6.","author":"Govoreanu B","year":"2011","unstructured":"B Govoreanu , GS Kar , YY Chen , V Paraschiv , S Kubicek , A Fantini , IP Radu , L Goux , S Clima , R Degraeve , 2011 . 10X 10nm 2 Hf\/HfO x crossbar resistive RAM with excellent performance, reliability and low-energy operation . In IEEE International Electron Devices Meeting (IEDM). IEEE, 31--6. B Govoreanu, GS Kar, YY Chen, V Paraschiv, S Kubicek, A Fantini, IP Radu, L Goux, S Clima, R Degraeve, et al. 2011. 10X 10nm 2 Hf\/HfO x crossbar resistive RAM with excellent performance, reliability and low-energy operation. In IEEE International Electron Devices Meeting (IEDM). IEEE, 31--6."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/232974.233000"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1559845.1559878"},{"key":"e_1_3_2_1_18_1","unstructured":"Intel Corporation. 2019. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual.  Intel Corporation. 2019. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual."},{"key":"e_1_3_2_1_19_1","volume-title":"Zixuan Wang, Yi Xu, Subramanya R Dulloor, et al.","author":"Izraelevitz Joseph","year":"2019","unstructured":"Joseph Izraelevitz , Jian Yang , Lu Zhang , Juno Kim , Xiao Liu , Amirsaman Memaripour , Yun Joon Soh , Zixuan Wang, Yi Xu, Subramanya R Dulloor, et al. 2019 . Basic Performance Measurements of the Intel Optane DC Persistent Memory Module . arXiv preprint arXiv: 1903.05714 (2019). Joseph Izraelevitz, Jian Yang, Lu Zhang, Juno Kim, Xiao Liu, Amirsaman Memaripour, Yun Joon Soh, Zixuan Wang, Yi Xu, Subramanya R Dulloor, et al. 2019. Basic Performance Measurements of the Intel Optane DC Persistent Memory Module. arXiv preprint arXiv: 1903.05714 (2019)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2007.367892"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.14778\/3236187.3236216"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2746480"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243185"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.14778\/2856318.2856321"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195576"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"e_1_3_2_1_27_1","volume-title":"WORT: Write Optimal Radix Tree for Persistent Memory Storage Systems. In 15th USENIX Conference on File and Storage Technologies (FAST 17)","author":"Lee Se Kwon","year":"2017","unstructured":"Se Kwon Lee , K Hyun Lim , Hyunsub Song , Beomseok Nam , and Sam H Noh . 2017 . WORT: Write Optimal Radix Tree for Persistent Memory Storage Systems. In 15th USENIX Conference on File and Storage Technologies (FAST 17) . 257--270. Se Kwon Lee, K Hyun Lim, Hyunsub Song, Beomseok Nam, and Sam H Noh. 2017. WORT: Write Optimal Radix Tree for Persistent Memory Storage Systems. In 15th USENIX Conference on File and Storage Technologies (FAST 17). 257--270."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66917-5_22"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2619228.2619236"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915251"},{"key":"e_1_3_2_1_31_1","first-page":"2","article-title":"Interleaving with Coroutines: A Practical Approach for Robust Index Joins","volume":"11","author":"Psaropoulos Georgios","year":"2017","unstructured":"Georgios Psaropoulos , Thomas Legler , Norman May , and Anastasia Ailamaki . 2017 . Interleaving with Coroutines: A Practical Approach for Robust Index Joins . PVLDB 11 , 2 (Oct. 2017), 230--242. Georgios Psaropoulos, Thomas Legler, Norman May, and Anastasia Ailamaki. 2017. Interleaving with Coroutines: A Practical Approach for Robust Index Joins. PVLDB 11, 2 (Oct. 2017), 230--242.","journal-title":"PVLDB"},{"key":"e_1_3_2_1_32_1","volume-title":"Interleaving with coroutines: a systematic and practical approach to hide memory latency in index joins. The VLDB Journal (14","author":"Psaropoulos Georgios","year":"2018","unstructured":"Georgios Psaropoulos , Thomas Legler , Norman May , and Anastasia Ailamaki . 2018. Interleaving with coroutines: a systematic and practical approach to hide memory latency in index joins. The VLDB Journal (14 Dec 2018 ). Georgios Psaropoulos, Thomas Legler, Norman May, and Anastasia Ailamaki. 2018. Interleaving with coroutines: a systematic and practical approach to hide memory latency in index joins. The VLDB Journal (14 Dec 2018)."},{"key":"e_1_3_2_1_33_1","unstructured":"Richard Smith and Gor Nishanov. 2018. Halo: coroutine Heap Allocation eLision Optimization: the joint response. http:\/\/www.open-std.org\/jtc1\/sc22\/wg21\/docs\/papers\/2018\/p0981r0.html {Online; accessed 15-March-2019}.  Richard Smith and Gor Nishanov. 2018. Halo: coroutine Heap Allocation eLision Optimization: the joint response. http:\/\/www.open-std.org\/jtc1\/sc22\/wg21\/docs\/papers\/2018\/p0981r0.html {Online; accessed 15-March-2019}."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3183713.3196897"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732269.2732277"},{"key":"e_1_3_2_1_36_1","unstructured":"J. Yang Q. Wei C. Wang C. Chen K. Yong and B. He. 2015. NV-Tree: A Consistent and Workload-adaptive Tree Structure for Non-volatile Memory. IEEE Trans. Comput. PP 99 (2015).  J. Yang Q. Wei C. Wang C. Chen K. Yong and B. He. 2015. NV-Tree: A Consistent and Workload-adaptive Tree Structure for Non-volatile Memory. IEEE Trans. Comput. PP 99 (2015)."}],"event":{"name":"SIGMOD\/PODS '19: International Conference on Management of Data","location":"Amsterdam Netherlands","acronym":"SIGMOD\/PODS '19","sponsor":["SIGMOD ACM Special Interest Group on Management of Data"]},"container-title":["Proceedings of the 15th International Workshop on Data Management on New Hardware"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3329785.3329917","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3329785.3329917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:26:22Z","timestamp":1750206382000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3329785.3329917"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":36,"alternative-id":["10.1145\/3329785.3329917","10.1145\/3329785"],"URL":"https:\/\/doi.org\/10.1145\/3329785.3329917","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]},"assertion":[{"value":"2019-07-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}