{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:19:21Z","timestamp":1771697961933,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,26]],"date-time":"2019-06-26T00:00:00Z","timestamp":1561507200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key R&D Program of China (2016YFB1000201)"},{"name":"Primary Research & Development Plan of Shaanxi Province(2019TSLGY08-03)"},{"name":"Youth Innovation Promotion Association of Chinese Academy of Sciences (2013073)"},{"name":"National Natural Science Foundation of China (Grant No. 61420106013 and 61702480)"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,26]]},"DOI":"10.1145\/3330345.3330364","type":"proceedings-article","created":{"date-parts":[[2019,6,18]],"date-time":"2019-06-18T12:14:30Z","timestamp":1560860070000},"page":"206-216","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["QoSMT"],"prefix":"10.1145","author":[{"given":"Xin","family":"Jin","sequence":"first","affiliation":[{"name":"State Key Laboratory of Computer Architecture and Xi'an University of Technology"}]},{"given":"Yaoyang","family":"Zhou","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture and University of Chinese Academy of Sciences"}]},{"given":"Bowen","family":"Huang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture"}]},{"given":"Zihao","family":"Yu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture and University of Chinese Academy of Sciences"}]},{"given":"Xusheng","family":"Zhan","sequence":"additional","affiliation":[{"name":"Huawei Technologies Co., Ltd."}]},{"given":"Huizhe","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture and University of Chinese Academy of Sciences"}]},{"given":"Sa","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture and University of Chinese Academy of Sciences"}]},{"given":"Ningmei","family":"Yu","sequence":"additional","affiliation":[{"name":"Xi'an University of Technology"}]},{"given":"Ninghui","family":"Sun","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture and University of Chinese Academy of Sciences"}]},{"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture and University of Chinese Academy of Sciences"}]}],"member":"320","published-online":{"date-parts":[[2019,6,26]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Alibaba. 2018. Alibaba Innovative Research. https:\/\/102.alibaba.com\/fund\/proposalAbout.htm.  Alibaba. 2018. Alibaba Innovative Research. https:\/\/102.alibaba.com\/fund\/proposalAbout.htm."},{"key":"e_1_3_2_1_2_1","unstructured":"AMD. 2016. The Zen Core Architecture AMD. http:\/\/www.amd.com\/en-gb\/innovations\/software-technologies\/zen-cpu.  AMD. 2016. The Zen Core Architecture AMD. http:\/\/www.amd.com\/en-gb\/innovations\/software-technologies\/zen-cpu."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.8"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.108"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.37"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136507"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1482619.1482620"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques (PACT '02)","author":"Gautham","unstructured":"Gautham K. Dorai and Donald Yeung. 2002. Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance . In Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques (PACT '02) . IEEE Computer Society, Washington, DC, USA, 30-. http:\/\/dl.acm.org\/citation.cfm?id=645989.674324 Gautham K. Dorai and Donald Yeung. 2002. Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance. In Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques (PACT '02). IEEE Computer Society, Washington, DC, USA, 30-. http:\/\/dl.acm.org\/citation.cfm?id=645989.674324"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508284.1508260"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736033"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168880"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620789"},{"key":"e_1_3_2_1_16_1","volume-title":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 669--680","author":"Feliu J.","unstructured":"J. Feliu , S. Eyerman , J. Sahuquillo , and S. Petit . 2016. Symbiotic job scheduling on the IBM POWER8 . In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 669--680 . J. Feliu, S. Eyerman, J. Sahuquillo, and S. Petit. 2016. Symbiotic job scheduling on the IBM POWER8. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 669--680."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_18_1","unstructured":"INTEL. 2005. Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology.  INTEL. 2005. Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology."},{"key":"e_1_3_2_1_19_1","unstructured":"INTEL. 2016. 64-ia-32-architectures-software-developer-vol-3b-part-2-manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-vol-3b-part-2-manual.pdf.  INTEL. 2016. 64-ia-32-architectures-software-developer-vol-3b-part-2-manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-vol-3b-part-2-manual.pdf."},{"key":"e_1_3_2_1_20_1","volume-title":"Satish Kumar Sadasivam, and Prathiba Kumar","author":"Madonna S. Jasmine","year":"2015","unstructured":"S. Jasmine Madonna , Satish Kumar Sadasivam, and Prathiba Kumar . 2015 . Bandwidth-Aware Resource Optimization for SMT Processors. Springer International Publishing , Cham, 49--59. S. Jasmine Madonna, Satish Kumar Sadasivam, and Prathiba Kumar. 2015. Bandwidth-Aware Resource Optimization for SMT Processors. Springer International Publishing, Cham, 49--59."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196115"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_23_1","unstructured":"Microsoft. 2017. Azure SQL Database. https:\/\/azure.microsoft.com\/en-us\/pricing\/details\/sql-database\/elastic\/.  Microsoft. 2017. Azure SQL Database. https:\/\/azure.microsoft.com\/en-us\/pricing\/details\/sql-database\/elastic\/."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.34"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781076"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques(PACT 03)","author":"Steven","unstructured":"Steven E. Raasch and Steven K. Reinhardt. 2003. The Impact of Resource Partitioning on SMT Processors . In Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques(PACT 03) . IEEE Computer Society, Washington, DC, USA, 15-. http:\/\/dl.acm.org\/citation.cfm?id=942806.943858 Steven E. Raasch and Steven K. Reinhardt. 2003. The Impact of Resource Partitioning on SMT Processors. In Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques(PACT 03). IEEE Computer Society, Washington, DC, USA, 15-. http:\/\/dl.acm.org\/citation.cfm?id=942806.943858"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152192"},{"key":"e_1_3_2_1_28_1","volume-title":"POWER5 system microarchitecture. IBM journal of research and development 49, 4.5","author":"Sinharoy Balaram","year":"2005","unstructured":"Balaram Sinharoy , Ronald N Kalla , Joel M Tendler , Richard J Eickemeyer , and Jody B Joyner . 2005. POWER5 system microarchitecture. IBM journal of research and development 49, 4.5 ( 2005 ), 505--521. Balaram Sinharoy, Ronald N Kalla, Joel M Tendler, Richard J Eickemeyer, and Jody B Joyner. 2005. POWER5 system microarchitecture. IBM journal of research and development 49, 4.5 (2005), 505--521."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2376112"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2019608.2019611"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669173"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557168"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.53"}],"event":{"name":"ICS '19: 2019 International Conference on Supercomputing","location":"Phoenix Arizona","acronym":"ICS '19","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the ACM International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3330345.3330364","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3330345.3330364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:05Z","timestamp":1750204445000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3330345.3330364"}},"subtitle":["supporting precise performance control for simultaneous multithreading architecture"],"short-title":[],"issued":{"date-parts":[[2019,6,26]]},"references-count":33,"alternative-id":["10.1145\/3330345.3330364","10.1145\/3330345"],"URL":"https:\/\/doi.org\/10.1145\/3330345.3330364","relation":{},"subject":[],"published":{"date-parts":[[2019,6,26]]},"assertion":[{"value":"2019-06-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}