{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:28:55Z","timestamp":1750220935598,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,26]],"date-time":"2019-06-26T00:00:00Z","timestamp":1561507200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,26]]},"DOI":"10.1145\/3330345.3330378","type":"proceedings-article","created":{"date-parts":[[2019,6,18]],"date-time":"2019-06-18T12:14:30Z","timestamp":1560860070000},"page":"367-379","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Software combining to mitigate multithreaded MPI contention"],"prefix":"10.1145","author":[{"given":"Abdelhalim","family":"Amer","sequence":"first","affiliation":[{"name":"Argonne National Laboratory"}]},{"given":"Charles","family":"Archer","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Michael","family":"Blocksome","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Chongxiao","family":"Cao","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Michael","family":"Chuvelev","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Hajime","family":"Fujita","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Maria","family":"Garzaran","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Yanfei","family":"Guo","sequence":"additional","affiliation":[{"name":"Argonne National, Laboratory"}]},{"given":"Jeff R.","family":"Hammond","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Shintaro","family":"Iwasaki","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}]},{"given":"Kenneth J.","family":"Raffenetti","sequence":"additional","affiliation":[{"name":"Argonne National Laboratory"}]},{"given":"Mikhail","family":"Shiryaev","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Min","family":"Si","sequence":"additional","affiliation":[{"name":"Argonne National Laboratory"}]},{"given":"Kenjiro","family":"Taura","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}]},{"given":"Sagar","family":"Thapaliya","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Pavan","family":"Balaji","sequence":"additional","affiliation":[{"name":"Argonne National Laboratory"}]}],"member":"320","published-online":{"date-parts":[[2019,6,26]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"12","article-title":"Lock Contention Management in Multithreaded MPI","volume":"5","author":"Amer Abdelhalim","year":"2019","unstructured":"Abdelhalim Amer , Huiwei Lu , Pavan Balaji , Milind Chabbi , Yanjie Wei , Jeff Hammond , and Satoshi Matsuoka . 2019 . Lock Contention Management in Multithreaded MPI . ACM Transactions on Parallel Computing (TOPC) 5 , 3 (2019), 12 . Abdelhalim Amer, Huiwei Lu, Pavan Balaji, Milind Chabbi, Yanjie Wei, Jeff Hammond, and Satoshi Matsuoka. 2019. Lock Contention Management in Multithreaded MPI. ACM Transactions on Parallel Computing (TOPC) 5, 3 (2019), 12.","journal-title":"ACM Transactions on Parallel Computing (TOPC)"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid.2015.93"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2688500.2688522"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.13182\/NSE98-1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342009360206"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2688500.2688503"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2851141.2851166"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2017.65"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1894122.1894125"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3149457.3149475"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145849"},{"key":"e_1_3_2_1_12_1","volume-title":"Tcmalloc: Thread-Caching Malloc.","author":"Ghemawat Sanjay","year":"2009","unstructured":"Sanjay Ghemawat and Paul Menage . 2009 . Tcmalloc: Thread-Caching Malloc. Sanjay Ghemawat and Paul Menage. 2009. Tcmalloc: Thread-Caching Malloc."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2015.19"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810540"},{"key":"e_1_3_2_1_15_1","unstructured":"Maurice Herlihy and Nir Shavit. 2011. The Art of Multiprocessor Programming. Morgan Kaufmann.   Maurice Herlihy and Nir Shavit. 2011. The Art of Multiprocessor Programming. Morgan Kaufmann."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3225058.3225114"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00607-013-0324-2"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693476"},{"key":"e_1_3_2_1_19_1","volume-title":"Optimizing Cray MPI and SHMEM Software Stacks for Cray-XC Supercomputers based on Intel KNL Processors","author":"Kandalla Krishna","year":"2016","unstructured":"Krishna Kandalla , Peter Mendygral , Nick Radcliffe , Bob Cernohous , David Knaak , Kim McMahon , and Mark Pagel . 2016. Optimizing Cray MPI and SHMEM Software Stacks for Cray-XC Supercomputers based on Intel KNL Processors . Cray User Group ( 2016 ). Krishna Kandalla, Peter Mendygral, Nick Radcliffe, Bob Cernohous, David Knaak, Kim McMahon, and Mark Pagel. 2016. Optimizing Cray MPI and SHMEM Software Stacks for Cray-XC Supercomputers based on Intel KNL Processors. Cray User Group (2016)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941585"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.73"},{"key":"e_1_3_2_1_22_1","volume-title":"Queue Locks on Cache Coherent Multiprocessors. In Parallel Processing Symposium, 1994. Proceedings., Eighth International. IEEE, 165--171","author":"Magnusson Peter","year":"1994","unstructured":"Peter Magnusson , Anders Landin , and Erik Hagersten . 1994 . Queue Locks on Cache Coherent Multiprocessors. In Parallel Processing Symposium, 1994. Proceedings., Eighth International. IEEE, 165--171 . Peter Magnusson, Anders Landin, and Erik Hagersten. 1994. Queue Locks on Cache Coherent Multiprocessors. In Parallel Processing Symposium, 1994. Proceedings., Eighth International. IEEE, 165--171."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the International Workshop on Parallel and Distributed Computing for Symbolic and Irregular Applications","volume":"16","author":"Oyama Yoshihiro","year":"1999","unstructured":"Yoshihiro Oyama , Kenjiro Taura , and Akinori Yonezawa . 1999 . Executing Parallel Programs with Synchronization Bottlenecks Efficiently . In Proceedings of the International Workshop on Parallel and Distributed Computing for Symbolic and Irregular Applications , Vol. 16 . Citeseer. Yoshihiro Oyama, Kenjiro Taura, and Akinori Yonezawa. 1999. Executing Parallel Programs with Synchronization Bottlenecks Efficiently. In Proceedings of the International Workshop on Parallel and Distributed Computing for Symbolic and Irregular Applications, Vol. 16. Citeseer."},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the 1985 International Conference on Parallel Processing: August 20--23","author":"Pfister GF","year":"1985","unstructured":"GF Pfister , WC Brantley , DA George , SL Harvey , WJ Kleinfelder , KP McAuliffe , EA Melton , VA Norton , and J Weiss . 1985 . The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture . In Proceedings of the 1985 International Conference on Parallel Processing: August 20--23 , 1985. IEEE Computer Society Press, Washington, DC. GF Pfister, WC Brantley, DA George, SL Harvey, WJ Kleinfelder, KP McAuliffe, EA Melton, VA Norton, and J Weiss. 1985. The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture. In Proceedings of the 1985 International Conference on Parallel Processing: August 20--23, 1985. IEEE Computer Society Press, Washington, DC."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126963"},{"key":"e_1_3_2_1_27_1","volume-title":"UCX: An Open Source Framework for HPC Network APIs and Beyond. In 2015 IEEE 23rd Annual Symposium on High-Performance Interconnects (HOTI '15)","author":"Shamis Pavel","year":"2015","unstructured":"Pavel Shamis , Manjunath Gorentla Venkata , M Graham Lopez , Matthew B Baker , Oscar Hernandez , Yossi Itigin , Mike Dubman , Gilad Shainer , Richard L Graham , Liran Liss , 2015 . UCX: An Open Source Framework for HPC Network APIs and Beyond. In 2015 IEEE 23rd Annual Symposium on High-Performance Interconnects (HOTI '15) . 40--43. Pavel Shamis, Manjunath Gorentla Venkata, M Graham Lopez, Matthew B Baker, Oscar Hernandez, Yossi Itigin, Mike Dubman, Gilad Shainer, Richard L Graham, Liran Liss, et al. 2015. UCX: An Open Source Framework for HPC Network APIs and Beyond. In 2015 IEEE 23rd Annual Symposium on High-Performance Interconnects (HOTI '15). 40--43."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807602"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2851141.2851168"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676921"}],"event":{"name":"ICS '19: 2019 International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Phoenix Arizona","acronym":"ICS '19"},"container-title":["Proceedings of the ACM International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3330345.3330378","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3330345.3330378","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:26Z","timestamp":1750204406000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3330345.3330378"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,26]]},"references-count":30,"alternative-id":["10.1145\/3330345.3330378","10.1145\/3330345"],"URL":"https:\/\/doi.org\/10.1145\/3330345.3330378","relation":{},"subject":[],"published":{"date-parts":[[2019,6,26]]},"assertion":[{"value":"2019-06-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}