{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:28:55Z","timestamp":1750220935712,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,26]],"date-time":"2019-06-26T00:00:00Z","timestamp":1561507200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science and Technology Major Projects on Core Electronic Devices, High-End Generic Chips and Basic Software","award":["No. 2018ZX01028101 and No. 2017ZX01038104-002"],"award-info":[{"award-number":["No. 2018ZX01028101 and No. 2017ZX01038104-002"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,26]]},"DOI":"10.1145\/3330345.3330381","type":"proceedings-article","created":{"date-parts":[[2019,6,18]],"date-time":"2019-06-18T12:14:30Z","timestamp":1560860070000},"page":"403-413","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["DeepHiR"],"prefix":"10.1145","author":[{"given":"Cunlu","family":"Li","sequence":"first","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Dezun","family":"Dong","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Xiangke","family":"Liao","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"John","family":"Kim","sequence":"additional","affiliation":[{"name":"KAIST"}]},{"given":"Changhyun","family":"Kim","sequence":"additional","affiliation":[{"name":"KAIST"}]}],"member":"320","published-online":{"date-parts":[[2019,6,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169048"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2010.23"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM.2006.134"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056050"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2018.2873337"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.15"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325115"},{"volume-title":"Principles and practices of interconnection networks","author":"Dally William James","key":"e_1_3_2_1_12_1","unstructured":"William James Dally and Brian Patrick Towles . 2004. Principles and practices of interconnection networks . Elsevier . William James Dally and Brian Patrick Towles. 2004. Principles and practices of interconnection networks. Elsevier."},{"volume-title":"Emerging Memory Technologies","author":"Dong Xiangyu","key":"e_1_3_2_1_13_1","unstructured":"Xiangyu Dong , Cong Xu , Norm Jouppi , and Yuan Xie . 2014. N-VSim: A circuit-level performance, energy, and area model for emerging non-volatile memory . In Emerging Memory Technologies . Springer , 15--50. Xiangyu Dong, Cong Xu, Norm Jouppi, and Yuan Xie. 2014. N-VSim: A circuit-level performance, energy, and area model for emerging non-volatile memory. In Emerging Memory Technologies. Springer, 15--50."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389136"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.30"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195674"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250679"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.35"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 14th IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 256--267","author":"K\u00fclt\u00fcrsay Emre","year":"2013","unstructured":"Emre K\u00fclt\u00fcrsay , Mahmut Kandemir , Anand Sivasubramaniam , and Onur Mutlu . 2013 . Evalating STT-RAM as an energy-efficient main memory alternative . In Proceedings of the 14th IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 256--267 . Emre K\u00fclt\u00fcrsay, Mahmut Kandemir, Anand Sivasubramaniam, and Onur Mutlu. 2013. Evalating STT-RAM as an energy-efficient main memory alternative. In Proceedings of the 14th IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 256--267."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926275"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-015-1520-7"},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the IEEE Symposium on VLSI Circuits (VLSIC). C110--C111","author":"Ohsawa T","year":"2013","unstructured":"T Ohsawa , S Miura , K Kinoshita , H Honjo , S Ikeda , T Hanyu , H Ohno , and T Endoh . 2013 . A 1.5 nsec\/2.1 nsec random read\/write cycle 1Mb STT-RAM using 6T2MTJ cell with background write for nonvolatile e-memories . In Proceedings of the IEEE Symposium on VLSI Circuits (VLSIC). C110--C111 . T Ohsawa, S Miura, K Kinoshita, H Honjo, S Ikeda, T Hanyu, H Ohno, and T Endoh. 2013. A 1.5 nsec\/2.1 nsec random read\/write cycle 1Mb STT-RAM using 6T2MTJ cell with background write for nonvolatile e-memories. In Proceedings of the IEEE Symposium on VLSI Circuits (VLSIC). C110--C111."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.56"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the Cray User Group Conference.","author":"Pritchard Howard","year":"2012","unstructured":"Howard Pritchard , Duncan Roweth , David Henseler , and Paul Cassella . 2012 . Leveraging the Cray Linux Environment Core Specialization feature to realize MPI asynchronous progress on Cray XE systems . In Proceedings of the Cray User Group Conference. Howard Pritchard, Duncan Roweth, David Henseler, and Paul Cassella. 2012. Leveraging the Cray Linux Environment Core Specialization feature to realize MPI asynchronous progress on Cray XE systems. In Proceedings of the Cray User Group Conference."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136488"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.97"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2536747"}],"event":{"name":"ICS '19: 2019 International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Phoenix Arizona","acronym":"ICS '19"},"container-title":["Proceedings of the ACM International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3330345.3330381","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3330345.3330381","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:26Z","timestamp":1750204406000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3330345.3330381"}},"subtitle":["improving high-radix router throughput with deep hybrid memory buffer microarchitecture"],"short-title":[],"issued":{"date-parts":[[2019,6,26]]},"references-count":31,"alternative-id":["10.1145\/3330345.3330381","10.1145\/3330345"],"URL":"https:\/\/doi.org\/10.1145\/3330345.3330381","relation":{},"subject":[],"published":{"date-parts":[[2019,6,26]]},"assertion":[{"value":"2019-06-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}