{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T06:27:40Z","timestamp":1767853660194,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,26]],"date-time":"2019-06-26T00:00:00Z","timestamp":1561507200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,26]]},"DOI":"10.1145\/3330345.3330390","type":"proceedings-article","created":{"date-parts":[[2019,6,18]],"date-time":"2019-06-18T12:14:30Z","timestamp":1560860070000},"page":"510-521","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Dynamically linked MSHRs for adaptive miss handling in GPUs"],"prefix":"10.1145","author":[{"given":"Yongbin","family":"Gu","sequence":"first","affiliation":[{"name":"Oregon State University"}]},{"given":"Lizhong","family":"Chen","sequence":"additional","affiliation":[{"name":"Oregon State University"}]}],"member":"320","published-online":{"date-parts":[[2019,6,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5650274"},{"key":"e_1_3_2_1_4_1","unstructured":"Intel Core. 2010. i7 Processor Series Datasheet.  Intel Core. 2010. i7 Processor Series Datasheet."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PADW.2014.14"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192029"},{"key":"e_1_3_2_1_7_1","volume-title":"CART: Cache Access Reordering Tree for Efficient Cache and Memory Accesses in GPUs. In Intl. Conf. on Computer Design (ICCD).","author":"Gu Yongbin","year":"2018"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555775"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Magnus Jahre and Lasse Natvig. 2011. A high performance adaptive miss handling architecture for chip multiprocessors. In Transactions on High-Performance Embedded Architectures and Compilers IV.  Magnus Jahre and Lasse Natvig. 2011. A high performance adaptive miss handling architecture for chip multiprocessors. In Transactions on High-Performance Embedded Architectures and Compilers IV.","DOI":"10.1007\/978-3-642-24568-8_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835938"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485952"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2716282.2716291"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835963"},{"key":"e_1_3_2_1_14_1","volume-title":"Intl. Symp. on Computer Architecture (ISCA).","author":"Kroft David","year":"1981"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750418"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926253"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_19_1","unstructured":"Naveen Muralimanohar Rajeev Balasubramonian and Norman P Jouppi. 2009. CACTI 6.0: A tool to model large caches. HP laboratories (2009).  Naveen Muralimanohar Rajeev Balasubramonian and Norman P Jouppi. 2009. CACTI 6.0: A tool to model large caches. HP laboratories (2009)."},{"key":"e_1_3_2_1_20_1","unstructured":"Inc NanGate. 2017. Nangate freePD45 open cell library. Avalible at: http:\/\/http:\/\/www.nangate.com\/ (2017).  Inc NanGate. 2017. Nangate freePD45 open cell library. Avalible at: http:\/\/http:\/\/www.nangate.com\/ (2017)."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"},{"key":"e_1_3_2_1_22_1","unstructured":"NVIDIA Nsight and Visual Studio Edition. 2013. 3.0 User Guide. NVIDIA Corporation (2013).  NVIDIA Nsight and Visual Studio Edition. 2013. 3.0 User Guide. NVIDIA Corporation (2013)."},{"key":"e_1_3_2_1_23_1","unstructured":"Nvidia. 2014. NVIDIA GeForce GTX 980 White Paper.  Nvidia. 2014. NVIDIA GeForce GTX 980 White Paper."},{"key":"e_1_3_2_1_24_1","unstructured":"GPU Nvidia. 2013. Computing SDK. Gpu computing sdk Avalible at: https:\/\/developer.nvidia.com\/gpu-computing-sdk (2013).  GPU Nvidia. 2013. Computing SDK. Gpu computing sdk Avalible at: https:\/\/developer.nvidia.com\/gpu-computing-sdk (2013)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541942"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540747"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.52"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"e_1_3_2_1_29_1","unstructured":"John A Stratton Christopher Rodrigues I-Jui Sung Nady Obeid Li-Wen Chang Nasser Anssari Geng Daniel Liu and Wen-Mei W Hwu. 2012. Parboil: A revised benchmark suite for scientific and commercial throughput computing. Center for Reliable and High-Performance Computing (2012).  John A Stratton Christopher Rodrigues I-Jui Sung Nady Obeid Li-Wen Chang Nasser Anssari Geng Daniel Liu and Wen-Mei W Hwu. 2012. Parboil: A revised benchmark suite for scientific and commercial throughput computing. Center for Reliable and High-Performance Computing (2012)."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2716282.2716283"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.44"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967947"},{"key":"e_1_3_2_1_33_1","unstructured":"Intel Xeon. 2012. E5 Processor Series Datasheet.  Intel Xeon. 2012. E5 Processor Series Datasheet."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691165"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056023"}],"event":{"name":"ICS '19: 2019 International Conference on Supercomputing","location":"Phoenix Arizona","acronym":"ICS '19","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the ACM International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3330345.3330390","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3330345.3330390","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:26Z","timestamp":1750204406000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3330345.3330390"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,26]]},"references-count":35,"alternative-id":["10.1145\/3330345.3330390","10.1145\/3330345"],"URL":"https:\/\/doi.org\/10.1145\/3330345.3330390","relation":{},"subject":[],"published":{"date-parts":[[2019,6,26]]},"assertion":[{"value":"2019-06-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}