{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,31]],"date-time":"2026-07-31T22:18:01Z","timestamp":1785536281739,"version":"3.56.0"},"reference-count":32,"publisher":"Association for Computing Machinery (ACM)","issue":"5","license":[{"start":{"date-parts":[[2019,6,26]],"date-time":"2019-06-26T00:00:00Z","timestamp":1561507200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1421606"],"award-info":[{"award-number":["CCF-1421606"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2019,9,30]]},"abstract":"<jats:p>3D-stacked DRAMs can significantly increase cell density and bandwidth while also lowering power consumption. However, 3D structures experience significant thermomechanical stress due to the differential rate of contraction of the constituent materials, which have different coefficients of thermal expansion. This impacts circuit performance. This article develops a procedure that performs a performance analysis of 3D DRAMs, capturing the impact of both layout-aware stress and layout-independent stress on parameters such as latency, leakage power, refresh power, area, and bus delay. The approach first proposes a semianalytical stress analysis method for the entire 3D DRAM structure, capturing the stress induced by through-silicon-vias (TSVs), micro bumps, package bumps, and warpage. Next, this stress is translated to variations in device mobility and threshold voltage, after which analytical models for latency, leakage power, and refresh power are derived. Finally, a complete analysis of performance variations is performed for various 3D DRAM layout configurations to assess the impact of layout-dependent stress. We explore the use of alternative flexible package substrate options to mitigate the performance impact of stress. Specifically, we explore the use of an alternative bendable package substrate made of polyimide to reduce warpage-induced stress, and show that it reduces stress-induced variations and improves the performance metrics for stacked 3D DRAMs.<\/jats:p>","DOI":"10.1145\/3331527","type":"journal-article","created":{"date-parts":[[2019,6,26]],"date-time":"2019-06-26T12:36:24Z","timestamp":1561552584000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Stress-Induced Performance Shifts in 3D DRAMs"],"prefix":"10.1145","volume":"24","author":[{"given":"Tengtao","family":"Li","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,6,26]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.101.944"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3711"},{"key":"e_1_2_1_3_1","unstructured":"C. F. Coombs and H. T. Holden. 2008. Printed Circuits Handbook. McGraw-Hill New York NY.   C. F. Coombs and H. T. Holden. 2008. Printed Circuits Handbook. McGraw-Hill New York NY."},{"key":"e_1_2_1_4_1","unstructured":"C. S. Tan K.-N. Chen and S. J. Koester. 2012. 3D Integration for VLSI Systems. Pan Stanford Singapore.  C. S. Tan K.-N. Chen and S. J. Koester. 2012. 3D Integration for VLSI Systems. Pan Stanford Singapore."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1889\/1.3256964"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2360379"},{"key":"e_1_2_1_7_1","volume-title":"Applications of Organic and Printed Electronics","author":"Cantatore E.","unstructured":"E. Cantatore . 2013. Applications of Organic and Printed Electronics . Springer , New York, NY . E. Cantatore. 2013. Applications of Organic and Printed Electronics. Springer, New York, NY."},{"key":"e_1_2_1_8_1","volume-title":"Ultra-Thin Chip Technology and Applications","author":"Burghartz J.","unstructured":"J. Burghartz . 2010. Ultra-Thin Chip Technology and Applications . Springer , New York, NY . J. Burghartz. 2010. Ultra-Thin Chip Technology and Applications. Springer, New York, NY."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477461"},{"key":"e_1_2_1_10_1","volume-title":"A Heat Transfer Textbook","author":"J. H.","unstructured":"J. H. Lienhard IV and J. H. Lienhard V. 2011. A Heat Transfer Textbook . Dover Publications, Inc, Mineola , NY. J. H. Lienhard IV and J. H. Lienhard V. 2011. A Heat Transfer Textbook. Dover Publications, Inc, Mineola, NY."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164731"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of IEEE Design, Automation and Test in Europe. 33--38","author":"Chen K.","unstructured":"K. Chen , S. Li , N. Muralimanohar , J. H. Ahn , J. B. Brockman , and N. P. Jouppi . 2012. CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory . In Proceedings of IEEE Design, Automation and Test in Europe. 33--38 . K. Chen, S. Li, N. Muralimanohar, J. H. Ahn, J. B. Brockman, and N. P. Jouppi. 2012. CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory. In Proceedings of IEEE Design, Automation and Test in Europe. 33--38."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1295\/polymj.PJ2006234"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2265372"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2494536"},{"key":"e_1_2_1_17_1","volume-title":"Technology and Applications of 3D Integrated Circuits","author":"Garrou P.","year":"2011","unstructured":"P. Garrou , C. Bower , and P. Ramm . 2011 . Handbook of 3D Integration , Volume 1 : Technology and Applications of 3D Integrated Circuits . Wiley, Weinheim , Germany . P. Garrou, C. Bower, and P. Ramm. 2011. Handbook of 3D Integration, Volume 1: Technology and Applications of 3D Integrated Circuits. Wiley, Weinheim, Germany."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00542-017-3519-1"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of IEEE Design, Automation and Test in Europe. 1255--1258","author":"Zou Q.","unstructured":"Q. Zou , T. Zhang , E. Kursun , and Y. Xie . 2013. Thermomechanical stress-aware management for 3D IC designs . In Proceedings of IEEE Design, Automation and Test in Europe. 1255--1258 . Q. Zou, T. Zhang, E. Kursun, and Y. Xie. 2013. Thermomechanical stress-aware management for 3D IC designs. In Proceedings of IEEE Design, Automation and Test in Europe. 1255--1258."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.818923"},{"key":"e_1_2_1_21_1","doi-asserted-by":"crossref","first-page":"83","DOI":"10.29292\/jics.v3i2.286","article-title":"Stress analysis on ultra thin ground wafers","volume":"3","author":"Teixeira R. C.","year":"2008","unstructured":"R. C. Teixeira , K. De Munck , P. De Moor , K. Baert , B. Swinnen , C. Van Hoof , and A. Kn\u00fcttel . 2008 . Stress analysis on ultra thin ground wafers . J. Integr. Circuits Syst. 3 , 2 (2008), 83 -- 89 . R. C. Teixeira, K. De Munck, P. De Moor, K. Baert, B. Swinnen, C. Van Hoof, and A. Kn\u00fcttel. 2008. Stress analysis on ultra thin ground wafers. J. Integr. Circuits Syst. 3, 2 (2008), 83--89.","journal-title":"J. Integr. Circuits Syst."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1002\/app.42461"},{"key":"e_1_2_1_23_1","volume-title":"Technical Report HPL-2008-20. HP Labs","author":"Thoziyoor S.","year":"2008","unstructured":"S. Thoziyoor , N. Muralimanohar , J. H. Ahn , and N. P. Jouppi . 2008 . CACTI 5.1. Technical Report HPL-2008-20. HP Labs , Palo Alto, CA . S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. 2008. CACTI 5.1. Technical Report HPL-2008-20. HP Labs, Palo Alto, CA."},{"key":"e_1_2_1_24_1","unstructured":"S. Thoziyoor N. Muralimanohar J. H. Ahn S. Wilton and N. Jouppi. 2009. CACTI tools. Retrieved from http:\/\/www.hpl.hp.com\/research\/cacti\/.  S. Thoziyoor N. Muralimanohar J. H. Ahn S. Wilton and N. Jouppi. 2009. CACTI tools. Retrieved from http:\/\/www.hpl.hp.com\/research\/cacti\/."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2335154"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591529"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1021\/jp101857w"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of IEEE Interconnect Technology Conference\/Advanced Metallization Conference. 389--392","author":"Kim W.","unstructured":"W. Kim , D.-H. Kim , H. I. Hong , L. Milor , and S. K. Lim . 2014. Impact of die partitioning on reliability and yield of 3D DRAM . In Proceedings of IEEE Interconnect Technology Conference\/Advanced Metallization Conference. 389--392 . W. Kim, D.-H. Kim, H. I. Hong, L. Milor, and S. K. Lim. 2014. Impact of die partitioning on reliability and yield of 3D DRAM. In Proceedings of IEEE Interconnect Technology Conference\/Advanced Metallization Conference. 389--392."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.842716"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of IEEE Solid-State Circuits Conference Digest of Technical Papers. 326--328","author":"Zhang W.","unstructured":"W. Zhang , M. Ha , D. Braga , M. J. Renn , C. D. Frisbie , and C. H. Kim . 2011. A 1V printed organic DRAM cell based on ion-gel gated transistors with a sub-10nW-per-cell refresh power . In Proceedings of IEEE Solid-State Circuits Conference Digest of Technical Papers. 326--328 . W. Zhang, M. Ha, D. Braga, M. J. Renn, C. D. Frisbie, and C. H. Kim. 2011. A 1V printed organic DRAM cell based on ion-gel gated transistors with a sub-10nW-per-cell refresh power. In Proceedings of IEEE Solid-State Circuits Conference Digest of Technical Papers. 326--328."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2730561"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3331527","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3331527","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3331527","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:38Z","timestamp":1750202018000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3331527"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,26]]},"references-count":32,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2019,9,30]]}},"alternative-id":["10.1145\/3331527"],"URL":"https:\/\/doi.org\/10.1145\/3331527","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6,26]]},"assertion":[{"value":"2018-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-06-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}