{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:29:28Z","timestamp":1758893368649,"version":"3.41.0"},"reference-count":95,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2019,8,30]],"date-time":"2019-08-30T00:00:00Z","timestamp":1567123200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2020,7,31]]},"abstract":"<jats:p>Phase Change Memory (PCM) is an emerging memory technology that has the capability to address the growing demand for memory capacity and bridge the gap between the main memory and the secondary storage. As a resistive memory, PCM is able to store data based on its resistance values. The wide resistance range of PCM makes it possible to store even multiple bits per cell (MLC) rather than a single bit per cell (SLC). Unfortunately, PCM cells suffer from short lifetime. That means PCM cells could tolerate a limited number of write operations, and afterward they tend to permanently stick at a constant value.<\/jats:p>\n          <jats:p>Limited lifetime is an issue related to PCM memory; hence, in recent years, many studies have been conducted to prolong PCM lifetime. These schemes have vast variety and are applied at different architectural levels. In this survey, we review the important works of such schemes to give insights to those starting to research on non-volatile memories (NVMs). These schemes are not limited to PCM and are applicable on other NVM technologies due to the similarities between them and the generality of lifetime-prolonging schemes.<\/jats:p>","DOI":"10.1145\/3332257","type":"journal-article","created":{"date-parts":[[2019,9,3]],"date-time":"2019-09-03T12:47:00Z","timestamp":1567514820000},"page":"1-38","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["A Survey on PCM Lifetime Enhancement Schemes"],"prefix":"10.1145","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6472-9920","authenticated-orcid":false,"given":"Saeed","family":"Rashidi","sequence":"first","affiliation":[{"name":"Sharif University of Technology, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Majid","family":"Jalili","sequence":"additional","affiliation":[{"name":"Sharif University of Technology, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Sarbazi-Azad","sequence":"additional","affiliation":[{"name":"Sharif University of Technology 8 Institute for Research in Fundamental Sciences (IPM), Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,8,30]]},"reference":[{"key":"e_1_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006719"},{"key":"e_1_2_2_2_1","doi-asserted-by":"crossref","unstructured":"Noga Alon and Shachar Lovett. 2012. Almost K-Wise vs. K-Wise independent permutations and uniformity for general group actions. In Approximation Randomization and Combinatorial Optimization. Algorithms and Techniques Anupam Gupta Klaus Jansen Jos\u00e9 Rolim and Rocco Servedio (Eds.). Springer Berlin 350--361.","DOI":"10.1007\/978-3-642-32512-0_30"},{"key":"e_1_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699867"},{"key":"e_1_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593166"},{"key":"e_1_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2363102"},{"key":"e_1_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897993"},{"key":"e_1_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080230"},{"key":"e_1_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485961"},{"key":"e_1_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289187"},{"key":"e_1_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2821144"},{"volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918)","author":"Bakhshalipour M.","key":"e_1_2_2_11_1","unstructured":"M. Bakhshalipour, P. Lotfi-Kamran, and H. Sarbazi-Azad. 2018. Domino temporal data prefetcher. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918). 131--142."},{"key":"e_1_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00053"},{"key":"e_1_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2010.2048455"},{"key":"e_1_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"e_1_2_2_15_1","first-page":"2","article-title":"Recent progress in phase-change memory technology","volume":"6","author":"Burr G. W.","year":"2016","unstructured":"G. W. Burr, M. J. Brightsky, A. Sebastian, H. Cheng, J. Wu, S. Kim, N. E. Sosa, N. Papandreou, H. Lung, H. Pozidis, E. Eleftheriou, and C. H. Lam. 2016. Recent progress in phase-change memory technology. IEEE J. Emerg. Select. Topics Circ. Syst. 6, 2 (June 2016), 146--162.","journal-title":"IEEE J. Emerg. Select. Topics Circ. Syst."},{"key":"e_1_2_2_16_1","volume-title":"Proceedings of the 5th Biennial Conference on Innovative Data Systems Research (CIDR\u201911)","author":"Chen Shimin","year":"2011","unstructured":"Shimin Chen, Phillip B. Gibbons, and Suman Nath. 2011. Rethinking database algorithms for phase change memory. In Proceedings of the 5th Biennial Conference on Innovative Data Systems Research (CIDR\u201911). 21--31."},{"key":"e_1_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference. 46--48","author":"Choi Y.","key":"e_1_2_2_18_1","unstructured":"Y. Choi, I. Song, M. H. Park, H. Chung, S. Chang, B. Cho, J. Kim, Y. Oh, D. Kwon, J. Sunwoo, J. Shin, Y. Rho, C. Lee, M. G. Kang, J. Lee, Y. Kwon, S. Kim, J. Kim, Y. J. Lee, Q. Wang, S. Cha, S. Ahn, H. Horii, J. Lee, K. Kim, H. Joo, K. Lee, Y. T. Lee, J. Yoo, and G. Jeong. 2012. A 20nm 1.8V 8Gb PRAM with 40MB\/s program bandwidth. In Proceedings of the IEEE International Solid-State Circuits Conference. 46--48."},{"key":"e_1_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220459"},{"volume-title":"Proceedings of the 29th VLSI Test Symposium. 134--139","author":"Datta R.","key":"e_1_2_2_20_1","unstructured":"R. Datta and N. A. Touba. 2011. Designing a fast and adaptive error correction scheme for increasing the lifetime of phase change memories. In Proceedings of the 29th VLSI Test Symposium. 134--139."},{"key":"e_1_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.33"},{"key":"e_1_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540745"},{"key":"e_1_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"e_1_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.373041"},{"volume-title":"Proceedings of the 10th Non-Volatile Memory Technology Symposium (NVMTS\u201909)","author":"Gleixner B.","key":"e_1_2_2_25_1","unstructured":"B. Gleixner, F. Pellizzer, and R. Bez. 2009. Reliability characterization of phase change memory. In Proceedings of the 10th Non-Volatile Memory Technology Symposium (NVMTS\u201909). 7--11."},{"key":"e_1_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872413"},{"key":"e_1_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703348"},{"key":"e_1_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665713"},{"volume-title":"Proceedings of the Symposium on VLSI Technology. 201--202","author":"Hwang Y. N.","key":"e_1_2_2_29_1","unstructured":"Y. N. Hwang, C. Y. Um, J. H. Lee, C. G. Wei, H. R. Oh, G. T. Jeong, H. S. Jeong, C. H. Kim, and C. H. Chung. 2010. MLC PRAM with SLC write-speed and robust read scheme. In Proceedings of the Symposium on VLSI Technology. 201--202."},{"volume-title":"Proceedings of the Symposium on VLSI Technology. 201--202","author":"Hwang Y. N.","key":"e_1_2_2_30_1","unstructured":"Y. N. Hwang, C. Y. Um, J. H. Lee, C. G. Wei, H. R. Oh, G. T. Jeong, H. S. Jeong, C. H. Kim, and C. H. Chung. 2010. MLC PRAM with SLC write-speed and robust read scheme. In Proceedings of the Symposium on VLSI Technology. 201--202."},{"key":"e_1_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736023"},{"key":"e_1_2_2_32_1","volume-title":"Zixuan Wang, Yi Xu, Subramanya R. Dulloor, Jishen Zhao, and Steven Swanson.","author":"Izraelevitz Joseph","year":"2019","unstructured":"Joseph Izraelevitz, Jian Yang, Lu Zhang, Juno Kim, Xiao Liu, Amirsaman Memaripour, Yun Joon Soh, Zixuan Wang, Yi Xu, Subramanya R. Dulloor, Jishen Zhao, and Steven Swanson. 2019. Basic performance measurements of the Intel Optane DC persistent memory module. Retrieved from: CoRR abs\/1903.05714."},{"key":"e_1_2_2_33_1","first-page":"1359","article-title":"PCR*-Tree: PCM-Aware R*-Tree","volume":"33","author":"Jabarov Elkhan","year":"2017","unstructured":"Elkhan Jabarov, Myong-Soon Park, Byung-Won On, and Gyu Sang Choi. 2017. PCR*-Tree: PCM-Aware R*-Tree. J. Inf. Sci. Eng. 33 (2017), 1359--1374.","journal-title":"J. Inf. Sci. Eng."},{"key":"e_1_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522321"},{"volume-title":"Proceedings of the 47th IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN\u201917)","author":"Jadidi A.","key":"e_1_2_2_35_1","unstructured":"A. Jadidi, M. Arjomand, M. K. Tavana, D. R. Kaeli, M. T. Kandemir, and C. R. Das. 2017. Exploring the potential for collaborative data compression and hard-error tolerance in PCM memories. In Proceedings of the 47th IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN\u201917). 85--96."},{"key":"e_1_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.31"},{"key":"e_1_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/2971808.2972068"},{"volume-title":"Proceedings of the 34th IEEE International Conference on Computer Design (ICCD\u201916)","author":"Jalili M.","key":"e_1_2_2_38_1","unstructured":"M. Jalili and H. Sarbazi-Azad. 2016. Tolerating more hard errors in MLC PCMs using compression. In Proceedings of the 34th IEEE International Conference on Computer Design (ICCD\u201916). 304--311."},{"key":"e_1_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2642180"},{"key":"e_1_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2018336"},{"volume-title":"Proceedings of the IEEE International Symposium on Information Theory. 1736--1740","author":"Jiang Anxiao","key":"e_1_2_2_41_1","unstructured":"Anxiao Jiang, M. Schwartz, and J. Bruck. 2008. Error-correcting codes for rank modulation. In Proceedings of the IEEE International Symposium on Information Theory. 1736--1740."},{"key":"e_1_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665731"},{"key":"e_1_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"volume-title":"Proceedings of the Symposium on VLSI Technology. 98--99","author":"Kang D. H.","key":"e_1_2_2_44_1","unstructured":"D. H. Kang, J. H. Lee, J. H. Kong, D. Ha, J. Yu, C. Y. Um, J. H. Park, F. Yeung, J. H. Kim, W. I. Park, Y. J. Jeon, M. K. Lee, Y. J. Song, J. H. Oh, G. T. Jeong, and H. S. Jeong. 2008. Two-bit cell operation in diode-switch phase change memory cells with 90nm technology. In Proceedings of the Symposium on VLSI Technology. 98--99."},{"key":"e_1_2_2_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/2591305.2591309"},{"key":"e_1_2_2_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609340"},{"key":"e_1_2_2_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2820610"},{"volume-title":"RSA, DSS, and Other Systems","author":"Kocher Paul C.","key":"e_1_2_2_48_1","unstructured":"Paul C. Kocher. 1996. Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems. Springer Berlin, 104--113."},{"key":"e_1_2_2_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785441"},{"key":"e_1_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"e_1_2_2_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491899.2465564"},{"key":"e_1_2_2_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.57"},{"volume-title":"Proceedings of the 21st IEEE International Symposium on High Performance Computer Architecture (HPCA\u201915)","author":"Nair P. J.","key":"e_1_2_2_54_1","unstructured":"P. J. Nair, C. Chou, B. Rajendran, and M. K. Qureshi. 2015. Reducing read latency of phase change memory via early read and Turbo Read. In Proceedings of the 21st IEEE International Symposium on High Performance Computer Architecture (HPCA\u201915). 309--319."},{"volume-title":"Proceedings of the IEEE International Electron Devices Meeting. 461--464","author":"Nirschl T.","key":"e_1_2_2_55_1","unstructured":"T. Nirschl, J. B. Philipp, T. D. Happ, G. W. Burr, B. Rajendran, M. H. Lee, A. Schrott, M. Yang, M. Breitwisch, C. F. Chen, E. Joseph, M. Lamorey, R. Cheek, S. H. Chen, S. Zaidi, S. Raoux, Y. C. Chen, Y. Zhu, R. Bergmann, H. L. Lung, and C. Lam. 2007. Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory. In Proceedings of the IEEE International Electron Devices Meeting. 461--464."},{"key":"e_1_2_2_56_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.21.1450"},{"key":"e_1_2_2_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742110"},{"volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916)","author":"Palangappa P. M.","key":"e_1_2_2_58_1","unstructured":"P. M. Palangappa and K. Mohanram. 2016. CompEx: Compression-expansion coding for energy, latency, and lifetime improvements in MLC\/TLC NVM. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916). 90--101."},{"volume-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201911)","author":"Papandreou N.","key":"e_1_2_2_59_1","unstructured":"N. Papandreou, A. Sebastian, A. Pantazi, M. Breitwisch, C. Lam, H. Pozidis, and E. Eleftheriou. 2011. Drift-resilient cell-state metric for multilevel phase-change memory. In Proceedings of the IEEE International Electron Devices Meeting (IEDM\u201911). 3.5.1--3.5.4."},{"key":"e_1_2_2_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/COMPSAC.2015.136"},{"volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916)","author":"Pekhimenko G.","key":"e_1_2_2_61_1","unstructured":"G. Pekhimenko, E. Bolotin, N. Vijaykumar, O. Mutlu, T. C. Mowry, and S. W. Keckler. 2016. A case for toggle-aware compression for GPU systems. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201916). 188--200."},{"key":"e_1_2_2_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"volume-title":"Proceedings of the European Phase Change 8 Ovonics Symposium.","author":"Pozidis H.","key":"e_1_2_2_63_1","unstructured":"H. Pozidis, N. Papandreou, and A. Sebastian. 2011. Enabling technologies for multilevel phase-change memory. In Proceedings of the European Phase Change 8 Ovonics Symposium."},{"key":"e_1_2_2_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"e_1_2_2_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815981"},{"volume-title":"Proceedings of the 16th International Symposium on High-Performance Computer Architecture (HPCA\u201910)","author":"Qureshi M. K.","key":"e_1_2_2_66_1","unstructured":"M. K. Qureshi, M. M. Franceschini, and L. A. Lastras-Monta\u00f1o. 2010. Improving read performance of phase change memories via write cancellation and write pausing. In Proceedings of the 16th International Symposium on High-Performance Computer Architecture (HPCA\u201910). 1--11."},{"key":"e_1_2_2_67_1","doi-asserted-by":"publisher","DOI":"10.5555\/2208008"},{"key":"e_1_2_2_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_2_2_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_2_2_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062205"},{"key":"e_1_2_2_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177965"},{"key":"e_1_2_2_72_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2931951"},{"key":"e_1_2_2_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540712"},{"key":"e_1_2_2_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_2_2_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_2_2_76_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3653279"},{"key":"e_1_2_2_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"e_1_2_2_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"e_1_2_2_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"e_1_2_2_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/3151083"},{"key":"e_1_2_2_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_2_2_82_1","volume-title":"Pnevmatikatos","author":"Ustiugov Dmitrii","year":"2018","unstructured":"Dmitrii Ustiugov, Alexandros Daglis, Javier Picorel, Mark Sutherland, Edouard Bugnion, Babak Falsafi, and Dionisios N. Pnevmatikatos. 2018. Storage-class memory hierarchies for scale-out servers. Retrieved from: CoRR abs\/1801.06726."},{"volume-title":"Proceedings of the 46th IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN\u201916)","author":"Wang R.","key":"e_1_2_2_83_1","unstructured":"R. Wang, Y. Zhang, and J. Yang. 2016. ReadDuo: Constructing reliable MLC phase change memory through fast and robust readout. In Proceedings of the 46th IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN\u201916). 203--214."},{"key":"e_1_2_2_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_2_2_85_1","volume-title":"Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED\u201910)","author":"Xu Wei","year":"2010","unstructured":"Wei Xu and Tong Zhang. 2010. Using time-aware memory sensing to address resistance drift issue in multi-level phase change memory. In Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED\u201910). 356--361."},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems. 3014--3017","author":"Yang B. D.","key":"e_1_2_2_86_1","unstructured":"B. D. Yang, J. E. Lee, J. S. Kim, J. Cho, S. Y. Lee, and B. G. Yu. 2007. A low power phase-change random access memory using a data-comparison write scheme. In Proceedings of the IEEE International Symposium on Circuits and Systems. 3014--3017."},{"key":"e_1_2_2_87_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014881"},{"key":"e_1_2_2_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/2669365"},{"key":"e_1_2_2_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694387"},{"key":"e_1_2_2_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.52"},{"volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201917)","author":"Zhang M.","key":"e_1_2_2_91_1","unstructured":"M. Zhang, L. Zhang, L. Jiang, Z. Liu, and F. T. Chong. 2017. Balancing performance and lifetime of MLC PCM by using a region retention monitor. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201917). 385--396."},{"key":"e_1_2_2_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.30"},{"key":"e_1_2_2_93_1","first-page":"1","article-title":"Systematic error-correcting codes for rank modulation","volume":"61","author":"Zhou H.","year":"2015","unstructured":"H. Zhou, M. Schwartz, A. A. Jiang, and J. Bruck. 2015. Systematic error-correcting codes for rank modulation. IEEE Trans. Inform. Theor. 61, 1 (Jan. 2015), 17--32.","journal-title":"IEEE Trans. Inform. Theor."},{"key":"e_1_2_2_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086732"},{"key":"e_1_2_2_95_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3332257","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3332257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T13:24:12Z","timestamp":1750857852000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3332257"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8,30]]},"references-count":95,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,7,31]]}},"alternative-id":["10.1145\/3332257"],"URL":"https:\/\/doi.org\/10.1145\/3332257","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"type":"print","value":"0360-0300"},{"type":"electronic","value":"1557-7341"}],"subject":[],"published":{"date-parts":[[2019,8,30]]},"assertion":[{"value":"2018-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-05-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-08-30","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}