{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T10:57:35Z","timestamp":1753181855561,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,23]],"date-time":"2019-06-23T00:00:00Z","timestamp":1561248000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Qatar National Research","award":["8-1474-2-626"],"award-info":[{"award-number":["8-1474-2-626"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,23]]},"DOI":"10.1145\/3337167.3337172","type":"proceedings-article","created":{"date-parts":[[2019,6,24]],"date-time":"2019-06-24T13:52:32Z","timestamp":1561384352000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["EA-PLRU"],"prefix":"10.1145","author":[{"given":"Atsuko","family":"Shimizu","sequence":"first","affiliation":[{"name":"Binghamton University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Townley","sequence":"additional","affiliation":[{"name":"Binghamton University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohit","family":"Joshi","sequence":"additional","affiliation":[{"name":"Binghamton University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry","family":"Ponomarev","sequence":"additional","affiliation":[{"name":"Binghamton University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proceedings of the 2nd international workshop on hardware and architectural support for security and privacy","volume":"13","author":"Anati Ittai","year":"2013"},{"volume-title":"Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy, HASP","year":"2013","author":"Anati Ittai","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","unstructured":"Samira Briongos Pedro Malag\u00f3n Jos\u00e9 M Moya and Thomas Eisenbarth. 2019. RELOAD+ REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks. arXiv preprint arXiv: 1904.06278 (2019).  Samira Briongos Pedro Malag\u00f3n Jos\u00e9 M Moya and Thomas Eisenbarth. 2019. RELOAD+ REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks. arXiv preprint arXiv: 1904.06278 (2019)."},{"key":"e_1_3_2_1_4_1","first-page":"069","article-title":"Implementation of a pseudo-LRU algorithm in a partitioned cache","volume":"7","author":"Chen Thomas","year":"2006","journal-title":"US Patent"},{"key":"e_1_3_2_1_5_1","unstructured":"Victor Costan and Srinivas Devadas. 2016. Intel SGX Explained. (2016).  Victor Costan and Srinivas Devadas. 2016. Intel SGX Explained. (2016)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"e_1_3_2_1_7_1","unstructured":"Jim Handy. 1993. The cache memory book. Academic Press Boston.   Jim Handy. 1993. The cache memory book. Academic Press Boston."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Matthew Hoekstra Reshma Lal Pradeep Pappachan Vinay Phegade and Juan Del Cuvillo. 2013. Using innovative instructions to create trustworthy software solutions. HASP@ ISCA 11 (2013).  Matthew Hoekstra Reshma Lal Pradeep Pappachan Vinay Phegade and Juan Del Cuvillo. 2013. Using innovative instructions to create trustworthy software solutions. HASP@ ISCA 11 (2013).","DOI":"10.1145\/2487726.2488370"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488370"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839706"},{"key":"e_1_3_2_1_11_1","unstructured":"Intel. {n. d.}. Pin - A Dynamic Binary Instrumentation Tool. https:\/\/software.intel.com\/en-us\/articles\/pin-a-dynamic-binary-instrumentation-tool.  Intel. {n. d.}. Pin - A Dynamic Binary Instrumentation Tool. https:\/\/software.intel.com\/en-us\/articles\/pin-a-dynamic-binary-instrumentation-tool."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822804"},{"volume-title":"DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors.","year":"2018","author":"Kiriansky Vladimir","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488368"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Frank McKeen Ilya Alexandrovich Alex Berenzon Carlos V Rozas Hisham Shafi Vedvyas Shanbhogue and Uday R Savagaonkar. 2013. Innovative instructions and software model for isolated execution. HASP@ ISCA 10 (2013).  Frank McKeen Ilya Alexandrovich Alex Berenzon Carlos V Rozas Hisham Shafi Vedvyas Shanbhogue and Uday R Savagaonkar. 2013. Innovative instructions and software model for isolated execution. HASP@ ISCA 10 (2013).","DOI":"10.1145\/2487726.2488368"},{"key":"e_1_3_2_1_17_1","unstructured":"Gabriele Paoloni. 2010. How to benchmark code execution times on Intel IA-32 and IA-64 instruction set architectures. Intel Corporation (2010) 123.  Gabriele Paoloni. 2010. How to benchmark code execution times on Intel IA-32 and IA-64 instruction set architectures. Intel Corporation (2010) 123."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30806-7_9"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250709"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136501"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250723"},{"volume-title":"Proceedings of the 41st annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 83--93","year":"2008","author":"Wang Zhenghong","key":"e_1_3_2_1_23_1"}],"event":{"name":"HASP '19: Workshop on Hardware and Architectural Support for Security and Privacy","acronym":"HASP '19","location":"Phoenix AZ USA"},"container-title":["Proceedings of the 8th International Workshop on Hardware and Architectural Support for Security and Privacy"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337167.3337172","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3337167.3337172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:33:04Z","timestamp":1750199584000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3337167.3337172"}},"subtitle":["Enclave-Aware Cache Replacement"],"short-title":[],"issued":{"date-parts":[[2019,6,23]]},"references-count":23,"alternative-id":["10.1145\/3337167.3337172","10.1145\/3337167"],"URL":"https:\/\/doi.org\/10.1145\/3337167.3337172","relation":{},"subject":[],"published":{"date-parts":[[2019,6,23]]},"assertion":[{"value":"2019-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}